Patents by Inventor Richard Mark Poley
Richard Mark Poley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11740106Abstract: In an example, a circuit includes a first comparator, a second comparator, a pulse counter, a processor, a first ADC, and a second ADC. The first comparator has a first input coupled to a first node, a second input, and an output. The second comparator has a first input coupled to a second node, a second input, and an output. A first DAC is coupled to the second input of the first comparator. A second DAC is coupled to the second input of the second comparator. The pulse counter has a first input coupled to the output of the first comparator and a second input coupled to the output of the second comparator. The first ADC has an input coupled to the first node and an output coupled to the processor. The second ADC has an input coupled to the second node and an output coupled to the processor.Type: GrantFiled: November 14, 2022Date of Patent: August 29, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Richard Mark Poley, Srinivasa Chakravarthy
-
Patent number: 11733969Abstract: In described examples, an apparatus is arranged to generate a linear term, a quadratic term, and a constant term of a transcendental function with, respectively, a first circuit, a second circuit, and a third circuit in response to least significant bits of an input operand and in response to, respectively, a first, a second, and a third table value that is retrieved in response to, respectively, a first, a second, and a third index generated in response to most significant bits of the input operand. The third circuit is further arranged to generate a mantissa of an output operand in response to a sum of the linear term, the quadratic term, and the constant term.Type: GrantFiled: July 19, 2021Date of Patent: August 22, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Prasanth Viswanathan Pillai, Richard Mark Poley, Venkatesh Natarajan, Alexander Tessarolo
-
Publication number: 20230072994Abstract: In an example, a circuit includes a first comparator, a second comparator, a pulse counter, a processor, a first ADC, and a second ADC. The first comparator has a first input coupled to a first node, a second input, and an output. The second comparator has a first input coupled to a second node, a second input, and an output. A first DAC is coupled to the second input of the first comparator. A second DAC is coupled to the second input of the second comparator. The pulse counter has a first input coupled to the output of the first comparator and a second input coupled to the output of the second comparator. The first ADC has an input coupled to the first node and an output coupled to the processor. The second ADC has an input coupled to the second node and an output coupled to the processor.Type: ApplicationFiled: November 14, 2022Publication date: March 9, 2023Applicant: Texas Instruments IncorporatedInventors: Richard Mark POLEY, Srinivasa CHAKRAVARTHY
-
Patent number: 11499847Abstract: In an example, a circuit includes a first comparator, a second comparator, a pulse counter, a processor, a first ADC, and a second ADC. The first comparator has a first input coupled to a first node, a second input, and an output. The second comparator has a first input coupled to a second node, a second input, and an output. A first DAC is coupled to the second input of the first comparator. A second DAC is coupled to the second input of the second comparator. The pulse counter has a first input coupled to the output of the first comparator and a second input coupled to the output of the second comparator. The first ADC has an input coupled to the first node and an output coupled to the processor. The second ADC has an input coupled to the second node and an output coupled to the processor.Type: GrantFiled: June 23, 2021Date of Patent: November 15, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Richard Mark Poley, Srinivasa Chakravarthy
-
Publication number: 20210342120Abstract: In described examples, an apparatus is arranged to generate a linear term, a quadratic term, and a constant term of a transcendental function with, respectively, a first circuit, a second circuit, and a third circuit in response to least significant bits of an input operand and in response to, respectively, a first, a second, and a third table value that is retrieved in response to, respectively, a first, a second, and a third index generated in response to most significant bits of the input operand. The third circuit is further arranged to generate a mantissa of an output operand in response to a sum of the linear term, the quadratic term, and the constant term.Type: ApplicationFiled: July 19, 2021Publication date: November 4, 2021Inventors: Prasanth Viswanathan Pillai, Richard Mark Poley, Venkatesh Natarajan, Alexander Tessarolo
-
Publication number: 20210318144Abstract: In an example, a circuit includes a first comparator, a second comparator, a pulse counter, a processor, a first ADC, and a second ADC. The first comparator has a first input coupled to a first node, a second input, and an output. The second comparator has a first input coupled to a second node, a second input, and an output. A first DAC is coupled to the second input of the first comparator. A second DAC is coupled to the second input of the second comparator. The pulse counter has a first input coupled to the output of the first comparator and a second input coupled to the output of the second comparator. The first ADC has an input coupled to the first node and an output coupled to the processor. The second ADC has an input coupled to the second node and an output coupled to the processor.Type: ApplicationFiled: June 23, 2021Publication date: October 14, 2021Inventors: Richard Mark POLEY, Srinivasa CHAKRAVARTHY
-
Patent number: 11099815Abstract: In described examples, an apparatus is arranged to generate a linear term, a quadratic term, and a constant term of a transcendental function with, respectively, a first circuit, a second circuit, and a third circuit in response to least significant bits of an input operand and in response to, respectively, a first, a second, and a third table value that is retrieved in response to, respectively, a first, a second, and a third index generated in response to most significant bits of the input operand. The third circuit is further arranged to generate a mantissa of an output operand in response to a sum of the linear term, the quadratic term, and the constant term.Type: GrantFiled: July 21, 2020Date of Patent: August 24, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Prasanth Viswanathan Pillai, Richard Mark Poley, Venkatesh Natarajan, Alexander Tessarolo
-
Patent number: 11073409Abstract: In an example, a circuit includes a first comparator, a second comparator, a pulse counter, a processor, a first ADC, and a second ADC. The first comparator has a first input coupled to a first node, a second input, and an output. The second comparator has a first input coupled to a second node, a second input, and an output. A first DAC is coupled to the second input of the first comparator. A second DAC is coupled to the second input of the second comparator. The pulse counter has a first input coupled to the output of the first comparator and a second input coupled to the output of the second comparator. The first ADC has an input coupled to the first node and an output coupled to the processor. The second ADC has an input coupled to the second node and an output coupled to the processor.Type: GrantFiled: December 6, 2018Date of Patent: July 27, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Richard Mark Poley, Srinivasa Chakravarthy
-
Publication number: 20200394019Abstract: In described examples, an apparatus is arranged to generate a linear term, a quadratic term, and a constant term of a transcendental function with, respectively, a first circuit, a second circuit, and a third circuit in response to least significant bits of an input operand and in response to, respectively, a first, a second, and a third table value that is retrieved in response to, respectively, a first, a second, and a third index generated in response to most significant bits of the input operand. The third circuit is further arranged to generate a mantissa of an output operand in response to a sum of the linear term, the quadratic term, and the constant term.Type: ApplicationFiled: July 21, 2020Publication date: December 17, 2020Inventors: Prasanth Viswanathan Pillai, Richard Mark Poley, Venkatesh Natarajan, Alexander Tessarolo
-
Patent number: 10725742Abstract: In described examples, an apparatus is arranged to generate a linear term, a quadratic term, and a constant term of a transcendental function with, respectively, a first circuit, a second circuit, and a third circuit in response to least significant bits of an input operand and in response to, respectively, a first, a second, and a third table value that is retrieved in response to, respectively, a first, a second, and a third index generated in response to most significant bits of the input operand. The third circuit is further arranged to generate a mantissa of an output operand in response to a sum of the linear term, the quadratic term, and the constant term.Type: GrantFiled: June 5, 2018Date of Patent: July 28, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Prasanth Viswanathan Pillai, Richard Mark Poley, Venkatesh Natarajan, Alexander Tessarolo
-
Publication number: 20200182656Abstract: In an example, a circuit includes a first comparator, a second comparator, a pulse counter, a processor, a first ADC, and a second ADC. The first comparator has a first input coupled to a first node, a second input, and an output. The second comparator has a first input coupled to a second node, a second input, and an output. A first DAC is coupled to the second input of the first comparator. A second DAC is coupled to the second input of the second comparator. The pulse counter has a first input coupled to the output of the first comparator and a second input coupled to the output of the second comparator. The first ADC has an input coupled to the first node and an output coupled to the processor. The second ADC has an input coupled to the second node and an output coupled to the processor.Type: ApplicationFiled: December 6, 2018Publication date: June 11, 2020Inventors: Richard Mark POLEY, Srinivasa CHAKRAVARTHY
-
Patent number: 10623213Abstract: A method of determining a direction of rotation of a shaft is disclosed, as well as an integrated circuit chip that uses the disclosed method. The method includes receiving a first binary signal and a second binary signal from a transducer attached to the shaft, with the first and second binary signals being in quadrature. A present quadrant identification number, QIDPRESENT, is determined as a two-digit binary number by left-shifting a value of the first signal and adding a value of the second signal. After a sampling interval has elapsed, the method sets a past quadrant identification number, QIDPAST, to the value of said QIDPRESENT, determines a new value of QIDPRESENT and calculates a value of a transition code using an equation that operates on QIDPRESENT and QIDPAST. The method uses the transition code to determine a direction of rotation of the shaft.Type: GrantFiled: June 6, 2019Date of Patent: April 14, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Richard Mark Poley
-
Publication number: 20190369962Abstract: In described examples, an apparatus is arranged to generate a linear term, a quadratic term, and a constant term of a transcendental function with, respectively, a first circuit, a second circuit, and a third circuit in response to least significant bits of an input operand and in response to, respectively, a first, a second, and a third table value that is retrieved in response to, respectively, a first, a second, and a third index generated in response to most significant bits of the input operand. The third circuit is further arranged to generate a mantissa of an output operand in response to a sum of the linear term, the quadratic term, and the constant term.Type: ApplicationFiled: June 5, 2018Publication date: December 5, 2019Inventors: Prasanth Viswanathan Pillai, Richard Mark Poley, Venkatesh Natarajan, Alexander Tessarolo
-
Publication number: 20190288885Abstract: A method of determining a direction of rotation of a shaft is disclosed, as well as an integrated circuit chip that uses the disclosed method. The method includes receiving a first binary signal and a second binary signal from a transducer attached to the shaft, with the first and second binary signals being in quadrature. A present quadrant identification number, QIDPRESENT, is determined as a two-digit binary number by left-shifting a value of the first signal and adding a value of the second signal. After a sampling interval has elapsed, the method sets a past quadrant identification number, QIDPAST, to the value of said QIDPRESENT, determines a new value of QIDPRESENT and calculates a value of a transition code using an equation that operates on QIDPRESENT and QIDPAST. The method uses the transition code to determine a direction of rotation of the shaft.Type: ApplicationFiled: June 6, 2019Publication date: September 19, 2019Inventor: Richard Mark Poley
-
Patent number: 10320594Abstract: A method of determining a direction of rotation of a shaft is disclosed, as well as an integrated circuit chip that uses the disclosed method. The method includes receiving a first binary signal and a second binary signal from a transducer attached to the shaft, with the first and second binary signals being in quadrature. A present quadrant identification number, QIDPRESENT, is determined as a two-digit binary number by left-shifting a value of the first signal and adding a value of the second signal. After a sampling interval has elapsed, the method sets a past quadrant identification number, QIDPAST, to the value of said QIDPRESENT, determines a new value of QIDPRESENT and calculates a value of a transition code using an equation that operates on QIDPRESENT and QIDPAST. The method uses the transition code to determine a direction of rotation of the shaft.Type: GrantFiled: July 29, 2016Date of Patent: June 11, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Richard Mark Poley
-
Publication number: 20180023975Abstract: A method of determining a direction of rotation of a shaft is disclosed, as well as an integrated circuit chip that uses the disclosed method. The method includes receiving a first binary signal and a second binary signal from a transducer attached to the shaft, with the first and second binary signals being in quadrature. A present quadrant identification number, QIDPRESENT, is determined as a two-digit binary number by left-shifting a value of the first signal and adding a value of the second signal. After a sampling interval has elapsed, the method sets a past quadrant identification number, QIDPAST, to the value of said QIDPRESENT, determines a new value of QIDPRESENT and calculates a value of a transition code using an equation that operates on QIDPRESENT and QIDPAST. The method uses the transition code to determine a direction of rotation of the shaft.Type: ApplicationFiled: July 29, 2016Publication date: January 25, 2018Inventor: Richard Mark Poley