Patents by Inventor Riichiro Takemura
Riichiro Takemura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090310399Abstract: In a memory using spin transfer torque, state of the spin is made unstable by applying a weak pulse before rewriting to reduce rewrite current. Reading of high-speed operation is performed with current in a regime where the current becomes non-linearly increases corresponding to the pulse width to suppress disturb. Further, fluctuation of respective memory cells is suppressed by a driving method setting the amount of spin constant by bit line charge to suppress read disturb.Type: ApplicationFiled: August 21, 2009Publication date: December 17, 2009Applicant: HITACHI, LTD.Inventors: Takayuki Kawahara, Riichiro Takemura, Kenchi ITO, Hiromasa Takahashi
-
Patent number: 7633833Abstract: The semiconductor memory device according to the invention is provided with a first delay circuit block that generates a timing signal of a circuit block to be operated in column cycle time determined by an external input command cycle and a second delay circuit block the whole delay of which is controlled to be a difference between access time determined by an external clock and the latency and column cycle time. These delay circuit blocks are controlled so that the delay of each delay circuit is a suitable value in accordance with column latency and an operating frequency, and each delay is controlled corresponding to dispersion in a process and operating voltage and a change of operating temperature.Type: GrantFiled: February 9, 2008Date of Patent: December 15, 2009Assignees: Hitachi, Ltd., Elpida Memory, Inc.Inventors: Riichiro Takemura, Tomonori Sekiguchi, Satoru Akiyama, Hiroaki Nakaya, Masayuki Nakamura
-
Patent number: 7619911Abstract: In a memory array structured of memory cells using a storage circuit STC and a comparator CP, either one electrode of a source electrode or a drain electrode of a transistor, whose gate electrode is connected to a search line, of a plurality of transistors structuring the comparator CP is connected to a match line HMLr precharged to a high voltage. Further, a match detector MDr is arranged on a match line LMLr precharged to a low voltage to discriminate a comparison signal voltage generated at the match line according to the comparison result of data. According to such memory array structure and operation, comparison operation can be performed at low power and at high speed while influence of search-line noise is avoided in a match line pair. Therefore, a low power content addressable memory which allows search operation at high speed can be realized.Type: GrantFiled: November 21, 2003Date of Patent: November 17, 2009Assignee: Elpida Memory, Inc.Inventors: Satoru Hanzawa, Junji Shigeta, Shinichiro Kimura, Takeshi Sakata, Riichiro Takemura, Kazuhiko Kajigaya
-
Publication number: 20090273961Abstract: A technique for increasing rewriting current without increasing a power supply voltage and also reducing location dependency inside a memory array of a resistive state after the rewriting is provided in a resistance change memory in which the resistance value of a memory cell changes between logical values “1” and “0”. In the resistance change memory, bit lines are formed into a layered structure, the bit line select switches for connecting to the global bit line are provided at both ends of the local bit line, and a control method of the bit line select switches is changed in the writing and the reading, thereby realizing the optimum array configurations for each of them. More specifically, in the writing and the reading, two current paths are provided in parallel by turning ON the bit line select switches simultaneously.Type: ApplicationFiled: April 25, 2009Publication date: November 5, 2009Inventors: Kazuo ONO, Riichiro Takemura, Tomonori Sekiguchi
-
Patent number: 7613038Abstract: There is achieved a high-integrated and high-speed nonvolatile memory which can stabilize an operation of a phase-change memory for a short operation cycle time. A latch is provided in a write driver. A change to a high-resistance state of a phase-change element is performed per column cycle by a write-enable signal, and a change to a low-resistance state thereof is performed after a pre-charge command is inputted and concurrently with deactivation of a pre-charge signal. Thereby, a write time to a memory cell in which phase-change resistance is changed to a low-resistance state, and a period from a write operation for changing the phase-change resistance to a high-resistance state to a read operation to the above memory cell can be lengthened without extending the column cycle time, so that the stable write operation is achieved.Type: GrantFiled: January 13, 2009Date of Patent: November 3, 2009Assignees: Hitachi, Ltd., Elpida Memory, Inc.Inventors: Riichiro Takemura, Takeshi Sakata, Norikatsu Takaura, Kazuhiko Kajigaya
-
Publication number: 20090267047Abstract: The present invention can promote the large capacity, high performance and high reliability of a semiconductor memory device by realizing high-performance of both the semiconductor device and a memory device when the semiconductor memory device is manufactured by stacking a memory device such as ReRAM or the phase change memory and the semiconductor device. After a polysilicon forming a selection device is deposited in an amorphous state at a low temperature, the crystallization of the polysilicon and the activation of impurities are briefly performed with heat treatment by laser annealing. When laser annealing is performed, the recording material located below the silicon subjected to the crystallization is completely covered with a metal film or with the metal film and an insulating film, thereby making it possible to suppress a temperature increase at the time of performing the annealing and to reduce the thermal load of the recording material.Type: ApplicationFiled: April 27, 2009Publication date: October 29, 2009Inventors: Yoshitaka SASAGO, Riichiro TAKEMURA, Masaharu KINOSHITA, Toshiyuki MINE, Akio SHIMA, Hideyuki MATSUOKA, Mutsuko HATANO, Norikatsu TAKAURA
-
Patent number: 7609572Abstract: In a semiconductor memory device, with respect to low voltage application, technique of controlling a gate voltage of a shared MOS transistor increasing sense speed and increasing data read speed by preventing data inversion caused by noise and reducing bit line capacitance during sensing is provided. By a shared MOS transistor gate voltage control circuit connecting a sense amplifier and a memory cell array, a shared MOS transistor gate voltage (SHR) is lowered in two stages and bit line capacitance to be amplified is reduced taking noise during the sensing into consideration so that the sense speed is increased. Therefore, a timing of activating a column selection signal can be hastened and as a result, data read time can be reduced.Type: GrantFiled: December 22, 2007Date of Patent: October 27, 2009Assignees: Hitachi, Ltd., Elpida Memory, Inc.Inventors: Hiroaki Nakaya, Riichiro Takemura, Satoru Akiyama, Tomonori Sekiguchi, Masayuki Nakamura, Shinichi Miyatake
-
Publication number: 20090262568Abstract: A resistance variable memory reduces the nonuniformity of resistance values after programming, so that a rewrite operation can be performed on a memory cell at high speed. A reference resistor is connected in series with the resistance variable memory cell, and a sensor amplifier detects whether the potential at an intermediate node between the memory cell and the reference resistor exceeds a given threshold voltage, so as to stop the write operation based on a detection result.Type: ApplicationFiled: July 11, 2008Publication date: October 22, 2009Inventors: KAZUO ONO, Riichiro Takemura, Tomonori Sekiguchi
-
Patent number: 7603592Abstract: A semiconductor memory device capable of achieving a sufficient operating margin without increasing an area penalty even in the case of miniaturization is provided. An error correction system composed of a data bit of 64 bits and a check bit of 9 bits is introduced to a memory array such as DRAM, and an error correction code circuit required therein is disposed near a sense amplifier array. In addition to normal memory arrays composed of such memory arrays, a redundant memory array having a sense amplifier array and an error correction code circuit adjacent thereto is provided in a chip. By this means, the error which occurs in the manufacture can be replaced. Also, the error correction code circuit corrects the error at the time of an activate command and stores the check bit at the time of a pre-charge command.Type: GrantFiled: July 31, 2006Date of Patent: October 13, 2009Assignees: Hitachi, Ltd., Elpida Memory, Inc.Inventors: Tomonori Sekiguchi, Riichiro Takemura, Satoru Akiyama, Satoru Hanzawa, Kazuhiko Kajigaya
-
Publication number: 20090251948Abstract: In a semiconductor memory device, a memory cell is connected with a local sense amplifier and a global sense amplifier via a local bit line and a global bit line. The local sense amplifier is a single-ended sense amplifier including a single MOS transistor, which detects a potential of the local bit line which varies when reading and writing data with the memory cell. The threshold voltage of the MOS transistor is monitored so as to produce a high-level write voltage and a low-level write voltage, which are corrected and shifted based on the monitoring result so as to properly perform a reload operation on the memory cell by the global local sense amplifier. Thus, it is possible to cancel out temperature-dependent variations of the threshold voltage and shifting of the threshold voltage due to dispersions of manufacturing processes.Type: ApplicationFiled: April 1, 2009Publication date: October 8, 2009Applicant: Elpida Memory, Inc.Inventors: Kazuhiko Kajigaya, Soichiro Yoshida, Tomonori Sekiguchi, Riichiro Takemura, Yasutoshi Yamada
-
Patent number: 7596014Abstract: In a memory using spin transfer torque, state of the spin is made unstable by applying a weak pulse before rewriting to reduce rewrite current. Reading of high-speed operation is performed with current in a regime where the current becomes non-linearly increases corresponding to the pulse width to suppress disturb. Further, fluctuation of respective memory cells is suppressed by a driving method setting the amount of spin constant by bit line charge to suppress read disturb.Type: GrantFiled: April 17, 2007Date of Patent: September 29, 2009Assignee: Hitachi, Ltd.Inventors: Takayuki Kawahara, Riichiro Takemura, Kenchi Ito, Hiromasa Takahashi
-
Patent number: 7593253Abstract: In MRAM using a spin-transfer torque switching, a sufficient writing operation with a small memory cell is realized, and a reading current is enlarged while a reading disturbance is suppressed. In the case where the free layer of the tunnel magneto-resistance element is located on the side of the bit line, using a PMOS transistor, and in the case where the fixed layer of the tunnel magneto-resistance element is located on the side of the bit line, using an NMOS transistor, an anti-parallel writing in a source grounding operation is performed. The reading and writing operation margin is improved by performing a reading operation in an anti-parallel writing direction.Type: GrantFiled: April 17, 2007Date of Patent: September 22, 2009Assignee: Hitachi, Ltd.Inventors: Riichiro Takemura, Takayuki Kawahara, Kenchi Ito, Hiromasa Takahashi
-
Patent number: 7586782Abstract: A phase-change memory for employing chalcogenide as a recording medium is disclosed, which prevents the read disturbance from being generated, and reads data at high speed. In a phase-change memory cell array including a selection transistor and chalcogenide, a substrate potential of the selection transistor is isolated in a direction perpendicular to the word lines. During the data recording, a forward current signal flows between the substrate and the source line connected to chalcogenide, and the selection transistor is not used. During the data reading, a desired cell is selected by the selection transistor. Therefore, a recording voltage is greatly higher than the reading voltage, such that the occurrence of read disturbance is prevented, and a high-speed operation is implemented.Type: GrantFiled: February 6, 2008Date of Patent: September 8, 2009Assignee: Renesas Technology Corp.Inventors: Hideyuki Matsuoka, Riichiro Takemura
-
Patent number: 7574648Abstract: When the miniaturization of a DRAM advances, the capacity of a cell capacitor decreases, and further the voltage of a data line is lowered, the amount of read signals remarkably lowers, errors are produced during readout, and the yield of chips lowers. To solve the above problems, the present invention provides a DRAM that: has an error correcting code circuit for each sub-array; detects and corrects errors with said error correcting code circuit in both the reading and writing operations; and further has rescue circuits in addition to said error correcting code circuits and replaces a defective cell caused by hard error with a redundant bit.Type: GrantFiled: August 2, 2005Date of Patent: August 11, 2009Assignee: Hitachi, Ltd.Inventors: Satoru Akiyama, Riichiro Takemura, Tomonori Sekiguchi
-
Publication number: 20090180341Abstract: Disclosed is a semiconductor device including a first clock generator that generates a first clock signal having a first period from an input clock signal, a second clock generator that generates a second clock signal having a second period from the input clock signal, and a timing generator that receives the first clock signal, the second clock signal, an activation signal from a command decoder and a selection signal for selecting the delay time from a timing register to produce a timing signal delayed as from activation of the activation signal by a delay equal to a sum of a time equal to a preset number m prescribed by the selection signal times the first period and a time equal to another preset number n prescribed by the selection signal times the second period. The timing register holds the values of m and n. These values are set in the timing register in an initialization sequence at the time of a mode register set command.Type: ApplicationFiled: December 17, 2008Publication date: July 16, 2009Inventors: Akira Ide, Yasuhiro Takai, Tomonori Sekiguchi, Riichiro Takemura, Satoru Akiyama, Hiroaki Nakaya
-
Publication number: 20090180343Abstract: A sense amplifier is constructed to reduce the occurrence of malfunctions in a memory read operation, and thus degraded chip yield, due to increased offset of the sense amplifier with further sealing down. The sense amplifier circuit is constructed with a plurality of pull-down circuits and a pull-up circuit, and a transistor in one of the plurality of pull-down circuits has a constant such as a channel length or a channel width larger than that of a transistor in another pull-down circuit. The pull-down circuit with a larger constant of a transistor is first activated, and then, the other pull-down circuit and the pull-up circuit are activated to perform the read operation.Type: ApplicationFiled: January 12, 2009Publication date: July 16, 2009Inventors: Satoru AKIYAMA, Riichiro TAKEMURA, Takayuki KAWAHARA, Tomonori SEKIGUCHI
-
Publication number: 20090175064Abstract: A semiconductor device includes a plurality of word lines, a plurality of bit lines, a plurality of memory cells provided at the intersections of the plurality of word lines and the plurality of bit lines and each of that includes a MIS transistor and a memory element, a decoder circuit for selecting a plurality of word lines, and a sense-amplifier circuit for determining information that is read from any of the plurality of memory cells to any of the plurality of bit lines, wherein a twist connector for switching the wiring order of the plurality of word lines is provided and level-stabilizing circuits, for supplying the potential level of a non-selected state to the plurality of word lines in the non-selected state are arranged in the area below the twist connector.Type: ApplicationFiled: December 23, 2008Publication date: July 9, 2009Applicant: Elpida Memory, Inc.Inventors: Yasutoshi Yamada, Tomonori Sekiguchi, Riichiro Takemura, Kazuhiko Kajigaya
-
Publication number: 20090146716Abstract: A timing control circuit DLY1 receives clock signal CKa with period T1 and activation signal ACT and outputs fine timing signal FT with delay of m*T1+tda measured from the clock signal where m denotes a non-negative integer and tda denotes delay in the analog delay element. The timing control circuit DLY1 comprises a coarse delay circuit CD and a fine delay circuit FD. The coarse delay circuit CD comprises a counter for counting a rising edge of the clock signal CKa after receiving activation signal ACT and outputs coarse timing signal CT with delay of m*T1 measured from a rising edge of the clock signal CKa. The fine delay circuit FD comprises a plurality of analog delay elements and outputs fine delay timing signal FT with delay of tda measured from the coarse timing signal CT. Variation in delay of timing signal is reduced.Type: ApplicationFiled: December 5, 2008Publication date: June 11, 2009Inventors: Akira Ide, Yasuhiro Takai, Akira Kotabe, Tomonori Sekiguchi, Riichiro Takemura, Satoru Akiyama
-
Patent number: 7542357Abstract: A phase change memory is provided with a write data register, an output data selector, a write address register, an address comparator and a flag register. Write data is not only written into a memory cell but also retained by the write data register until the next write cycle. If a read access occurs to that address before the next write cycle, data is read out from the register without reading the data from the memory cell array. Without elongating the cycle time, it is possible not only to use a long time to write data into a memory cell therein but also to make longer the interval between the time when a write operation is done and the time when the subsequent read operation is made from that memory cell. As a result, data can be written reliably.Type: GrantFiled: April 18, 2007Date of Patent: June 2, 2009Assignee: Hitachi, Ltd.Inventors: Takeshi Sakata, Kenichi Osada, Riichiro Takemura, Hideyuki Matsuoka
-
Publication number: 20090129173Abstract: The semiconductor integrated circuit device includes: a first latch which can hold an output signal of the X decoder and transfer the signal to the word driver in a post stage subsequent to the X decoder; a second latch which can hold an output signal of the Y decoder and transfer the signal to the column multiplexer in the post stage subsequent to the Y decoder; and a third latch which can hold an output signal of the sense amplifier and transfer the signal to the output buffer in the post stage subsequent to the sense amplifier. The structure makes it possible to pipeline-control a series of processes for reading data stored in the non-volatile semiconductor memory, and enables low-latency access even with access requests from CPUs conflicting.Type: ApplicationFiled: November 12, 2008Publication date: May 21, 2009Inventors: Shinya KAJIYAMA, Yutaka Shinagawa, Makoto Mizuno, Hideo Kasai, Takao Watanabe, Riichiro Takemura, Tomonori Sekiguchi