Patents by Inventor Ronnen A. Roy
Ronnen A. Roy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7259049Abstract: A double-gate field effect transistor (DGFET) structure and method of forming such a structure in which the parasitic capacitance under the source/drain regions is substantially reduced are provided. Two new means to reduce the parasitic capacitance under the source/drain regions are provided. Firstly, the silicon area outside the gate is converted to oxide while protecting a silicon ledge adjacent to the gate with a first spacer. The oxidation can be facilitated using a self-aligned oxygen implant, or implant of some other species. Secondly, the first spacer is removed, replaced with a second spacer, and a new silicon source/drain area is grown by employing lateral selective epi overgrowth and using the now exposed silicon ledge as a seed, over the self-aligned oxide isolation region. This achieves a low-capacitance to the back-plane, while retaining control of the threshold voltages.Type: GrantFiled: June 7, 2005Date of Patent: August 21, 2007Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Guy M. Cohen, Meikei Ieong, Ronnen A. Roy, Paul M Solomon, Min Yang
-
Patent number: 7074684Abstract: In one embodiment of the invention, source and drain regions are formed as well as source and drain contact regions. Thereafter source and drain extension regions are formed. In another embodiment, elevated source and drain regions are formed as well as source and drain extension regions. Thereafter source and drain contact regions are formed at a temperature up to about 600° C. and an annealing time of up to about one minute.Type: GrantFiled: July 19, 2004Date of Patent: July 11, 2006Assignee: International Business Machines CorporationInventors: Ronnen A. Roy, Cyril Cabral, Jr., Christian Lavoie, Kam-Leung Lee
-
Publication number: 20060043484Abstract: A method (and resulting structure) for fabricating a silicide for a semiconductor device, includes depositing a metal or an alloy thereof on a silicon substrate, reacting the metal or the alloy to form a first silicide phase, etching any unreacted metal, depositing a silicon cap layer over the first silicide phase, reacting the silicon cap layer to form a second silicide phase, for the semiconductor device, and etching any unreacted silicon. The substrate can be either a silicon-on-insulator (SOI) substrate or a bulk silicon substrate.Type: ApplicationFiled: November 17, 2004Publication date: March 2, 2006Applicant: International Business Machines CorporationInventors: Cyril Cabral, Kevin Chan, Guy Cohen, Christian Lavoie, Ronnen Roy, Paul Solomon
-
Patent number: 6972250Abstract: A method (and structure) of forming a vertically-self-aligned silicide contact to an underlying SiGe layer, includes forming a layer of silicon of a first predetermined thickness on the SiGe layer and forming a layer of metal on the silicon layer, where the metal layer has a second predetermined thickness. A thermal annealing process at a predetermined temperature then forms a silicide of the silicon and metal, where the predetermined temperature is chosen to substantially preclude penetration of the silicide into the underlying SiGe layer.Type: GrantFiled: April 22, 2003Date of Patent: December 6, 2005Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Roy A. Carruthers, Kevin K. Chan, Jack O. Chu, Guy Moshe Cohen, Steven J. Koester, Christian Lavoie, Ronnen A. Roy
-
Publication number: 20050263797Abstract: A double-gate field effect transistor (DGFET) structure and method of forming such a structure in which the parasitic capacitance under the source/drain regions is substantially reduced are provided. Two new means to reduce the parasitic capacitance under the source/drain regions are provided. Firstly, the silicon area outside the gate is converted to oxide while protecting a silicon ledge adjacent to the gate with a first spacer. The oxidation can be facilitated using a self-aligned oxygen implant, or implant of some other species. Secondly, the first spacer is removed, replaced with a second spacer, and a new silicon source/drain area is grown by employing lateral selective epi overgrowth and using the now exposed silicon ledge as a seed, over the self-aligned oxide isolation region. This achieves a low-capacitance to the back-plane, while retaining control of the threshold voltages.Type: ApplicationFiled: June 7, 2005Publication date: December 1, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin Chan, Guy Cohen, Meikei Ieong, Ronnen Roy, Paul Solomon, Min Yang
-
Patent number: 6946696Abstract: A double-gate field effect transistor (DGFET) structure and method of forming such a structure in which the parasitic capacitance under the source/drain regions is substantially reduced are provided. Two new means to reduce the parasitic capacitance under the source/drain regions are provided. Firstly, the silicon area outside the gate is converted to oxide while protecting a silicon ledge adjacent to the gate with a first spacer. The oxidation can be facilitated using a self-aligned oxygen implant, or implant of some other species. Secondly, the first spacer is removed, replaced with a second spacer, and a new silicon source/drain area is grown by employing lateral selective epi overgrowth and using the now exposed silicon ledge as a seed, over the self-aligned oxide isolation region. This achieves a low-capacitance to the back-plane, while retaining control of the threshold voltages.Type: GrantFiled: December 23, 2002Date of Patent: September 20, 2005Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Guy M. Cohen, Meikei Ieong, Ronnen A. Roy, Paul Solomon, Min Yang
-
Publication number: 20040266124Abstract: In one embodiment of the invention, source and drain regions are formed as well as source and drain contact regions. Thereafter source and drain extension regions are formed. In another embodiment, elevated source and drain regions are formed as well as source and drain extension regions. Thereafter source and drain contact regions are formed at a temperature up to about 600° C. and an annealing time of up to about one minute.Type: ApplicationFiled: July 19, 2004Publication date: December 30, 2004Inventors: Ronnen A. Roy, Cyril Cabral, Christian Lavoie, Kam-Leung Lee
-
Patent number: 6777298Abstract: In one embodiment of the invention, source and drain regions are formed as well as source and drain contact regions. Thereafter source and drain extension regions are formed. In another embodiment, elevated source and drain regions are formed as well as source and drain extension regions. Thereafter source and drain contact regions are formed at a temperature up to about 600° C. and an annealing time of up to about one minute.Type: GrantFiled: June 14, 2002Date of Patent: August 17, 2004Assignee: International Business Machines CorporationInventors: Ronnen A. Roy, Cyril Cabral, Jr., Christian Lavoie, Kam-Leung Lee
-
Publication number: 20040119102Abstract: A double-gate field effect transistor (DGFET) structure and method of forming such a structure in which the parasitic capacitance under the source/drain regions is substantially reduced are provided. Two new means to reduce the parasitic capacitance under the source/drain regions are provided. Firstly, the silicon area outside the gate is converted to oxide while protecting a silicon ledge adjacent to the gate with a first spacer. The oxidation can be facilitated using a self-aligned oxygen implant, or implant of some other species. Secondly, the first spacer is removed, replaced with a second spacer, and a new silicon source/drain area is grown by employing lateral selective epi overgrowth and using the now exposed silicon ledge as a seed, over the self-aligned oxide isolation region. This achieves a low-capacitance to the back-plane, while retaining control of the threshold voltages.Type: ApplicationFiled: December 23, 2002Publication date: June 24, 2004Inventors: Kevin K. Chan, Guy M. Cohen, Meikei Ieong, Ronnen A. Roy, Paul Solomon, Min Yang
-
Patent number: 6690072Abstract: A method (and structure) of forming a vertically-self-aligned silicide contact to an underlying SiGe layer, includes forming a layer of silicon of a first predetermined thickness on the SiGe layer and forming a layer of metal on the silicon layer, where the metal layer has a second predetermined thickness. A thermal annealing process at a predetermined temperature then forms a silicide of the silicon and metal, where the predetermined temperature is chosen to substantially preclude penetration of the silicide into the underlying SiGe layer.Type: GrantFiled: May 24, 2002Date of Patent: February 10, 2004Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Roy A. Carruthers, Kevin K. Chan, Jack O. Chu, Guy Moshe Cohen, Steven J. Koester, Christian Lavoie, Ronnen A. Roy
-
Publication number: 20030232464Abstract: In one embodiment of the invention, source and drain regions are formed as well as source and drain contact regions. Thereafter source and drain extension regions are formed. In another embodiment, elevated source and drain regions are formed as well as source and drain extension regions. Thereafter source and drain contact regions are formed at a temperature up to about 600° C. and an annealing time of up to about one minute.Type: ApplicationFiled: June 14, 2002Publication date: December 18, 2003Inventors: Ronnen A. Roy, Cyril Cabral, Christian Lavoie, Kam-Leung Lee
-
Publication number: 20030219965Abstract: A method (and structure) of forming a vertically-self-aligned silicide contact to an underlying SiGe layer, includes forming a layer of silicon of a first predetermined thickness on the SiGe layer and forming a layer of metal on the silicon layer, where the metal layer has a second predetermined thickness. A thermal annealing process at a predetermined temperature then forms a silicide of the silicon and metal, where the predetermined temperature is chosen to substantially preclude penetration of the silicide into the underlying SiGe layer.Type: ApplicationFiled: May 24, 2002Publication date: November 27, 2003Applicant: International Business Machines CorporationInventors: Cyril Cabral, Roy A. Carruthers, Kevin K. Chan, Jack O. Chu, Guy Moshe Cohen, Steven J. Koester, Christian Lavoie, Ronnen A. Roy
-
Publication number: 20030219971Abstract: A method (and structure) of forming a vertically-self-aligned silicide contact to an underlying SiGe layer, includes forming a layer of silicon of a first predetermined thickness on the SiGe layer and forming a layer of metal on the silicon layer, where the metal layer has a second predetermined thickness. A thermal annealing process at a predetermined temperature then forms a silicide of the silicon and metal, where the predetermined temperature is chosen to substantially preclude penetration of the silicide into the underlying SiGe layer.Type: ApplicationFiled: April 22, 2003Publication date: November 27, 2003Applicant: International Business Machines CorporationInventors: Cyril Cabral, Roy A. Carruthers, Kevin K. Chan, Jack O. Chu, Guy Moshe Cohen, Steven J. Koester, Christian Lavoie, Ronnen A. Roy
-
Patent number: 5576579Abstract: A multilayer structure having an oxygen or dopant diffusion barrier fabricated of an electrically conductive, thermally stable material of refractory metal-silicon-nitrogen which is resistant to oxidation, prevents out-diffusion of dopants from silicon and has a wide process window wherein the refractory metal is selected from Ta, W, Nb, V, Ti, Zr, Hf, Cr and Mo.Type: GrantFiled: January 12, 1995Date of Patent: November 19, 1996Assignee: International Business Machines CorporationInventors: Paul D. Agnello, Cyril Cabral, Jr., Alfred Grill, Christopher V. Jahnes, Thomas J. Licata, Ronnen A. Roy
-
Patent number: 5206213Abstract: A process for the preparation of oriented, ceramic oxides from a bilayer structure of a polycrystalline superconducting ceramic oxide and a second ceramic oxide material having a lower melting point than the superconducting ceramic oxide. The process comprises the steps of preparing a substrate, depositing the superconducting ceramic oxide and second ceramic oxide in alternate layers, and heat treating the resulting composite structure to obtain an oriented structure whereby the c-axes of the unit cells of the crystallites are predominantly normal to the surface of the substrate.Type: GrantFiled: March 23, 1990Date of Patent: April 27, 1993Assignee: International Business Machines Corp.Inventors: Jerome J. Cuomo, Charles R. Guarnieri, Eugene S. Machlin, Ronnen A. Roy, Dennis S. Yee
-
Patent number: 4675302Abstract: A low expansion ceramic composition is represented by the formula Ca.sub.0.5 Ti.sub.2 P.sub.3 O.sub.12 in which up to 100 percent of the Ca is replaced by one or more of the other alkaline earth metals and alkali metals, the alkali metals being selected from the group consisting of Na, Li, K and combinations thereof and substituted in the ratio of two units of alkali metal for each unit of Ca replaced. Up to 100 percent of the Ti is replaced by one or more members selected from the group consisting of Zr, Sn, Nb, Ta and Cr. For each unit of Cr replacement an approximately equal unit of alkali metal is added. For each unit of Nb and/or Ta replacement an approximately equal unit of Na and/or K replaces a unit of Ca. Up to 100 percent of the P may be replaced by Si and/or S. The total of the amounts of Ca, other alkaline earth metals, Li, K, Ti, Sn, Nb, Ta and Cr is greater then zero. Preferably up to 100 percent of the Ca is replaced by Na, and up to 100 percent of the Ti is replaced by Zr or NaCr.Type: GrantFiled: June 1, 1984Date of Patent: June 23, 1987Assignee: The Perkin-Elmer CorporationInventors: Rustum Roy, Dinesh K. Agrawal, Ronnen A. Roy