Patents by Inventor Sanjay K. Banerjee
Sanjay K. Banerjee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9825218Abstract: A device or class of devices that provides a mechanism for controlling charge current flow in transistors that employs collective magnetic effects to overcome voltage limitations associated with single-particle thermionic emission as in conventional MOSFETs. Such a device may include two or more magnetic stacks with an easy-in-plane ferromagnetic film sandwiched between oppositely magnetically oriented perpendicular magnetization anisotropy (PMA) ferromagnets. Each stack includes two non-magnetic layers separating the easy-plane ferromagnetic film from the PMA layers. Charge current flow through one of these stacks controls the current-voltage negative differential resistance characteristics of the second stack through collective magnetic interactions. This can be exploited in a variety of digital logic gates consuming less energy than conventional CMOS integrated circuits.Type: GrantFiled: October 13, 2015Date of Patent: November 21, 2017Assignee: Board of Regents, The University of Texas SystemInventors: Allan MacDonald, Leonard Franklin Register, II, Emanuel Tutuc, Inti Sodemann, Hua Chen, Xuehao Mou, Sanjay K. Banerjee
-
Publication number: 20170104151Abstract: A device or class of devices that provides a mechanism for controlling charge current flow in transistors that employs collective magnetic effects to overcome voltage limitations associated with single-particle thermionic emission as in conventional MOSFETs. Such a device may include two or more magnetic stacks with an easy-in-plane ferromagnetic film sandwiched between oppositely magnetically oriented perpendicular magnetization anisotropy (PMA) ferromagnets. Each stack includes two non-magnetic layers separating the easy-plane ferromagnetic film from the PMA layers. Charge current flow through one of these stacks controls the current-voltage negative differential resistance characteristics of the second stack through collective magnetic interactions. This can be exploited in a variety of digital logic gates consuming less energy than conventional CMOS integrated circuits.Type: ApplicationFiled: October 13, 2015Publication date: April 13, 2017Inventors: Sanjay K. Banerjee, Allan MacDonald, Leonard Franklin Register, II, Emanuel Tutuc, Inti Sodemann, Hua Chen, Xuehao Mou
-
Patent number: 8629427Abstract: A Topological INsulator-based field-effect transistor (TINFET) is disclosed. The TINFET includes a first and second gate dielectric layers separated by a topological insulator (TI) layer. A first gate contact is connected to the first gate dielectric layer on the surface that is opposite the TI layer. A second gate contact may be connected to the second gate dielectric layer on the surface that is opposite the TI layer. A first TI surface contact is connected to one surface of the TI layer, and a second TI surface contact is connected to the second surface of the TI layer.Type: GrantFiled: April 29, 2011Date of Patent: January 14, 2014Assignee: Texas A&M UniversityInventors: Sanjay K. Banerjee, Leonard Franklin Register, II, Allan MacDonald, Bhagawan R. Sahu, Priyamvada Jadaun, Jiwon Chang
-
Publication number: 20120273763Abstract: A Topological INsulator-based field-effect transistor (TINFET) is disclosed. The TINFET includes a first and second gate dielectric layers separated by a topological insulator (TI) layer. A first gate contact is connected to the first gate dielectric layer on the surface that is opposite the TI layer. A second gate contact may be connected to the second gate dielectric layer on the surface that is opposite the TI layer. A first TI surface contact is connected to one surface of the TI layer, and a second TI surface contact is connected to the second surface of the TI layer.Type: ApplicationFiled: April 29, 2011Publication date: November 1, 2012Inventors: Sanjay K. Banerjee, Leonard Franklin Register, II, Allan MacDonald, Bhagawan R. Sahu, Priyamvada Jadaun, Jiwon Chang
-
Patent number: 8263967Abstract: A bi-layer pseudo-spin field-effect transistor (BiSFET) is disclosed. The BiSFET includes a first and second conduction layers separated by a tunnel dielectric. The BiSFET transistor also includes a first gate separated from the first conduction layer by an insulating dielectric layer, and a second gate separated from the second conduction layer by an insulating layer. These conduction layers may be composed of graphene. The voltages applied to the first and/or second gates can control the peak current and associated voltage value for current flow between top and bottom conduction channels, and interlayer current voltage characteristic exhibiting negative differential resistance. BiSFETs may be used to make a variety of logic gates. A clocked power supply scheme may be used to facilitate BiSFET-based logic.Type: GrantFiled: May 1, 2012Date of Patent: September 11, 2012Assignee: Board of Regents, The University of Texas SystemsInventors: Sanjay K. Banerjee, Leonard Franklin Register, II, Allan MacDonald, Dharmendar Reddy Palle, Emanuel Tutuc
-
Publication number: 20120212257Abstract: A bi-layer pseudo-spin field-effect transistor (BiSFET) is disclosed. The BiSFET includes a first and second conduction layers separated by a tunnel dielectric. The BiSFET transistor also includes a first gate separated from the first conduction layer by an insulating dielectric layer, and a second gate separated from the second conduction layer by an insulating layer. These conduction layers may be composed of graphene. The voltages applied to the first and/or second gates can control the peak current and associated voltage value for current flow between top and bottom conduction channels, and interlayer current voltage characteristic exhibiting negative differential resistance. BiSFETs may be used to make a variety of logic gates. A clocked power supply scheme may be used to facilitate BiSFET-based logic.Type: ApplicationFiled: May 1, 2012Publication date: August 23, 2012Inventors: Sanjay K. Banerjee, Leonard Franklin Register, II, Allan MacDonald, Dharmendar Reddy Palle, Emanuel Tutuc
-
Patent number: 8188460Abstract: A bi-layer pseudo-spin field-effect transistor (BiSFET) is disclosed. The BiSFET includes a first and second conduction layers separated by a tunnel dielectric. The BiSFET transistor also includes a first gate separated from the first conduction layer by an insulating dielectric layer, and a second gate separated from the second conduction layer by an insulating layer. These conduction layers may be composed of graphene. The voltages applied to the first and/or second gates can control the peak current and associated voltage value for current flow between top and bottom conduction channels, and interlayer current voltage characteristic exhibiting negative differential resistance. BiSFETs may be used to make a variety of logic gates. A clocked power supply scheme may be used to facilitate BiSFET-based logic.Type: GrantFiled: November 24, 2009Date of Patent: May 29, 2012Assignee: Board of Regents, The University of Texas SystemInventors: Sanjay K. Banerjee, Leonard Franklin Register, II, Allan MacDonald, Dharmendar Reddy Palle, Emanuel Tutuc
-
Publication number: 20100127243Abstract: A bi-layer pseudo-spin field-effect transistor (BiSFET) is disclosed. The BiSFET includes a first and second conduction layers separated by a tunnel dielectric. The BiSFET transistor also includes a first gate separated from the first conduction layer by an insulating dielectric layer, and a second gate separated from the second conduction layer by an insulating layer. These conduction layers may be composed of graphene. The voltages applied to the first and/or second gates can control the peak current and associated voltage value for current flow between top and bottom conduction channels, and interlayer current voltage characteristic exhibiting negative differential resistance. BiSFETs may be used to make a variety of logic gates. A clocked power supply scheme may be used to facilitate BiSFET-based logic.Type: ApplicationFiled: November 24, 2009Publication date: May 27, 2010Applicant: The Board of Regents The University of Texas SystemInventors: Sanjay K. Banerjee, Leonard Franklin Register, II, Allan MacDonald, Dharmendar Reddy Palle, Emmanuel Tutuc
-
Patent number: 6313486Abstract: A field effect transistor such as a flash EEPROM device has channel region between a source region and a drain region with the channel region including a silicon germanium alloy layer epitaxially grown on a silicon substrate and a silicon cap layer epitaxially grown on the alloy layer. A floating gate is provided over and insulated from the channel region, and a control gate is provided over and insulated from the floating gate. The silicon germanium alloy layer and cap silicon layer provide for enhanced secondary impact ionization when injecting electrons from the channel region into the floating gate in programming the device. In a preferred embodiment the SiGe alloy layer is graded with the germanium mole fraction increasing from zero to some maximum value in the growth direction and with the germanium layer thickness being below a critical thickness for maintaining pseudomorphic strain.Type: GrantFiled: June 15, 2000Date of Patent: November 6, 2001Assignee: Board of Regents, The University of Texas SystemInventors: David L. Kencke, Sanjay K. Banerjee
-
Patent number: 6313487Abstract: A vertical channel flash memory cell with a silicon germanium layer in the channel region provides enhanced secondary electron injection when programming the device. The device includes a silicon substrate, a silicon germanium alloy layer epitaxially grown on the substrate, and a silicon layer epitaxially grown on the silicon germanium layer. A sidewall through the stacked structure is formed by etching thereby exposing edges of the silicon layer and the silicon germanium layer and a portion of the substrate. A floating gate is formed overlying the sidewall and insulated therefrom with a control gate overlying the floating gate and insulated therefrom. A source region is formed in the silicon layer and a drain region is formed in the substrate with a channel therebetween along the sidewall and including the silicon germanium layer. The silicon germanium layer is preferably compressively strained and can have a uniform mole fraction or a graded mole fraction.Type: GrantFiled: June 15, 2000Date of Patent: November 6, 2001Assignee: Board of Regents, The University of Texas SystemInventors: David L. Kencke, Sanjay K. Banerjee
-
Patent number: 5546340Abstract: A non-volatile memory device is provided having various electrical couplings for maximizing over-erased correction of that device. Over-erased devices within an array can be corrected in bulk, simultaneous with all other devices within the array. Bulk correction of an array of over-erased device is carried forth in a convergence technique which utilizes higher floating gate injection currents. Negatively biased substrate causes an enhancement in the injection current and resulting correction capability of the convergence operation. Moreover, convergence can be carried out with a lesser positive voltage upon the drain region, which implies a reduction in the source-to-drain currents as well as substrate currents during the convergence operation. Accordingly, only over-erased transistors receive sufficient turn-on during convergence, while all other transistors remain off.Type: GrantFiled: June 13, 1995Date of Patent: August 13, 1996Assignee: Advanced Micro Devices, Inc.Inventors: Chung-You Hu, Robert B. Richart, Shyam G. Garg, Sanjay K. Banerjee
-
Patent number: 5436474Abstract: A MODFET device has highly doped source and drain regions separated by an undoped semiconductor alloy in which the mole fraction is graded between the source and the drain and with a conduction (and/or valence) band discontinuity at the heterojunction between the source and semiconductor alloy channel region of the device. Due to the graded mole fraction, the bandgap of the undoped semiconductor alloy decreases along the channel from the source to the drain and creates a built-in electric field. The higher bandgap in the source compared to that in the channel permits high energy carrier injection into the channel, with the built-in longitudinal electric field increasing carrier drift velocity and reducing transit time between the source and drain. In a preferred embodiment, the MODFET device has a vertical structure with the source and semiconductor alloy layers stacked on a drain substrate.Type: GrantFiled: December 7, 1994Date of Patent: July 25, 1995Assignee: Board of Regents of the University of Texas SystemInventors: Sanjay K. Banerjee, Aloysious F. Tasch, Jr., Ben G. Streetman
-
Patent number: 5432366Abstract: A MOSFET device for ULSI circuits includes a semiconductor body having first and second spaced doped regions of a first conductivity type which function as source and drain regions, a third doped region between the first and second regions of a second conductivity type, and a first intrinsic region between the third doped region and the drain region, a channel of said MOSFET device including the third doped region and said first intrinsic region. Preferably the device further includes a second intrinsic region between the third doped region and the source region, the channel region of the MOSFET device including the third doped region, the first intrinsic region, and the second intrinsic region. The device further includes an insulating layer over the channel region and a gate electrode formed on the insulating layer over the channel region. A source electrode contact, the first doped region, and a drain electrode contact the second doped region. Several processes are described for fabricating the device.Type: GrantFiled: May 28, 1993Date of Patent: July 11, 1995Assignee: Board of Regents of the University of Texas SystemInventors: Sanjay K. Banerjee, Suryanarayana Bhattacharya, William T. Lynch
-
Patent number: 5109259Abstract: A multiple DRAM cell trench structure provides increased cell capacitance. A deep trench (18) is formed in a P+ semiconductor substrate (10), with sufficient trench width to prevent the tapered trench sidewalls from pinching off at the bottom thereof. Plural memory cells are formed in the trench (18) to increase the cell density of the array. Field oxide strips (14, 15) are formed between conductive polysilicon bitlines (16, 38) and the P- substrate (12) to reduce capacitance and the soft error rate of the cells.Type: GrantFiled: February 4, 1991Date of Patent: April 28, 1992Assignee: Texas Instruments IncorporatedInventor: Sanjay K. Banerjee
-
Patent number: 5066607Abstract: A two transistor gain-type DRAM cell (8) is formed in a trench (30) to optimize wafer area requirements. Formed on a heavily doped semiconductor substrate (20) are alternate layers of P-type and N-type semiconductor material defining the elements of a vertical pass transistor (12) and gain transistor (24). A trench is formed through the alternate semiconductor layers into the substrate (20), and filled with two regions of a semiconductor material defining a storage node (18) and, insulated therefrom, a word line (16). The gain transistor (24) is fabricated having a response time faster than that of the pass transistor (12) so that, during read operations, the gain transistor (24) changes the precharged voltage of the read bit line (26), depending upon the charge stored in the capacitor storage node (18).Type: GrantFiled: August 16, 1990Date of Patent: November 19, 1991Assignee: Texas Instruments IncorporatedInventor: Sanjay K. Banerjee
-
Patent number: 4999811Abstract: A two transistor gain-type dynamic random access memory (DRAM) cell (8) formed in a trench (30) to optimize wafer area requirements. Formed on a heavily doped semiconductor substrate (20) are alternate layers of P-type and N-type semiconductor material defining the elements of a vertical pass transistor (12) and gain transistor (24). A trench is formed through the alternate semiconductor layers into the substrate (20), and filled with two regions of a semiconductor material defining a storage node (18) and, insulated therefrom, a word line (16). The gain transistor (24) is fabricated having a response time faster than that of the pass transistor (12) so that, during read operations, the gain transistor (24) changes the precharged voltage of the read bit line (26), depending upon the charge stored in the capacitor storage node (18).Type: GrantFiled: November 30, 1987Date of Patent: March 12, 1991Assignee: Texas Instruments IncorporatedInventor: Sanjay K. Banerjee
-
Patent number: 4969019Abstract: A semiconductor device for generating tunnel electron carries without a depleted PN junction. A heavily doped P-type semiconductor region (12) is formed in a lightly doped P-type semiconductor substrate (10), and spaced apart from a heavily doped N-type semiconductor region (18), forming a conduction channel (20) therebetween. A thin electrical insulator (14) is formed overlying the P-type region (12) and the conduction channel (20). A gate conductor (16) is formed overlying the thin insulating layer (14). Connections to the semiconductor device are provided by a substrate terminal (22) connected to the substrate (10), a gate terminal (24) connected to the gate conductor (16), and a drain terminal (26) connected to N-type semiconductor region (18). A voltage applied to the gate terminal (24) is effective to cause band bending in the P-type region (12) in excess of the band gap, thereby causing tunneling of electrons from the valence band to the conduction band.Type: GrantFiled: August 27, 1987Date of Patent: November 6, 1990Assignee: Texas Instruments IncorporatedInventor: Sanjay K. Banerjee
-
Patent number: 4864374Abstract: A DRAM cell (8) having a storage node (18), a pass transistor (76) and a polysilicon word line (84) formed within an oxide isolated trench (68), thereby providing high soft error immunity. A write bit line (66) functions as the drain region (78) of the pass transistor (76) and is isolated from the substrate by a oxide isolation (64), thereby enhancing soft error immunity. The trench (68) includes an annular opening for providing intimate contact between the past transistor conduction channel (82) and the single crystal silicon substrate (36). During processing, the polysilicon conduction channel (82) of the pass transistor (76) is converted into single crystal silicon, thereby providing enhanced performance of the cell (8).Type: GrantFiled: November 30, 1987Date of Patent: September 5, 1989Assignee: Texas Instruments IncorporatedInventor: Sanjay K. Banerjee
-
Patent number: 4713678Abstract: A dRAM cell and array of cells, together with a method of fabrication, are disclosed wherein the cell includes one field effect transistor and one storage capacitor with the capacitor formed in a trench in a substrate and the transistor channel formed by epitaxial growth on the substrate. The transistor source and drain are insulated from the substrate, and the transistor may be adjacent the trench or on the upper portion of the trench sidewalls. Signal charge is stored on the capacitor plate insulated from the substrate.Type: GrantFiled: November 13, 1986Date of Patent: December 15, 1987Assignee: Texas Instruments IncorporatedInventors: Richard H. Womack, Sanjay K. Banerjee, Hisashi Shichijo, Satwinder Malhi