Patents by Inventor Satoru Kawai
Satoru Kawai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8197659Abstract: A method for manufacturing a multilayer printed circuit board including providing a core substrate having a penetrating-hole, forming an electroless plated film on a surface of the substrate and an inner wall surface of the penetrating-hole, electrolytically plating the substrate while moving with respect to the surface of the substrate an insulating member in contact with the surface of the substrate such that an electrolytic plated film is formed on the electroless plated film, an opening space inside the penetrating-hole is filled with an electrolytic material, and a through-hole conductor structure is formed in the penetrating-hole, forming an etching resist having an opening pattern on the electrolytic plated film, and removing an exposed pattern of the electrolytic plated film exposed by the opening pattern and a pattern of the electroless plated film under the exposed pattern such that a conductor circuit is formed on the surface of the substrate.Type: GrantFiled: September 22, 2011Date of Patent: June 12, 2012Assignee: IBIDEN Co., Ltd.Inventors: Toru Nakai, Satoru Kawai, Hiroshi Niwa, Yoshiyuki Iwata
-
Patent number: 8188380Abstract: A printed wiring board and a method for manufacturing the same are provided. The printed wiring board includes a resin insulation layer having a first surface and a second surface opposite the first surface, and includes an opening for a first via conductor. An electronic-component mounting pad is formed on the first surface of the resin insulation layer. The electronic-component mounting pad includes a portion embedded in the resin insulation layer and a portion protruding from the resin insulation layer. The protruding portion covers the embedded portion and a portion of the first surface of the resin insulation layer that surrounds the embedded portion. A first conductive circuit is formed on the second surface of the resin insulation layer. A first via conductor is formed in the opening of the resin insulation layer and connects the electronic-component mounting pad and the first conductive circuit.Type: GrantFiled: November 2, 2009Date of Patent: May 29, 2012Assignee: IBIDEN Co., Ltd.Inventors: Satoru Kawai, Kenji Sakai, Liyi Chen
-
Publication number: 20120066901Abstract: A printed wiring board includes a resin insulation layer having a first surface and a second surface on an opposite side of the first surface, the resin insulation layer having an opening for a first via conductor, a pad formed on the first surface of the resin insulation layer and provided to mount an electronic component, a first conductive circuit formed on the second surface of the resin insulation layer, and a first via conductor formed in the opening and connecting the pad and the first conductive circuit. The pad has an embedded portion embedded in the resin insulation layer and a protruding portion protruding from the resin insulation layer, and the embedded portion has an external shape which is greater than an external shape the protruding portion.Type: ApplicationFiled: November 29, 2011Publication date: March 22, 2012Applicant: IBIDEN CO., LTD.Inventors: Satoru KAWAI, Kenji Sakai, Liyi Chen
-
Publication number: 20120061347Abstract: A method for manufacturing a printed wiring board including preparing a carrier, forming a metal layer on the carrier, forming an etching resist on the metal layer, forming a metal film from the metal layer underneath the resist by removing portion of the metal layer exposed through the resist and part of the metal layer contiguous to the portion of the metal layer and underneath the resist, forming a coating layer on side surface of the film and the carrier, forming a pad on the coating layer, removing the resist, forming a resin insulation layer on the film and surface of the pad, forming an opening reaching the surface of the pad in the insulation layer, forming a conductive circuit on the insulation layer, forming a via conductor connecting the circuit and the pad in the opening, removing the carrier from the film and coating layer, and removing the film.Type: ApplicationFiled: October 14, 2011Publication date: March 15, 2012Applicant: IBIDEN CO., LTD.Inventors: Satoru KAWAI, Kenji Sakai, Liyi Chen
-
Publication number: 20120005888Abstract: A method for manufacturing a multilayer printed circuit board including providing a core substrate having a penetrating-hole, forming an electroless plated film on a surface of the substrate and an inner wall surface of the penetrating-hole, electrolytically plating the substrate while moving with respect to the surface of the substrate an insulating member in contact with the surface of the substrate such that an electrolytic plated film is formed on the electroless plated film, an opening space inside the penetrating-hole is filled with an electrolytic material, and a through-hole conductor structure is formed in the penetrating-hole, forming an etching resist having an opening pattern on the electrolytic plated film, and removing an exposed pattern of the electrolytic plated film exposed by the opening pattern and a pattern of the electroless plated film under the exposed pattern such that a conductor circuit is formed on the surface of the substrate.Type: ApplicationFiled: September 22, 2011Publication date: January 12, 2012Applicant: IBIDEN CO., LTD.Inventors: Toru Nakai, Satoru Kawai, Hiroshi Niwa, Yoshiyuki Iwata
-
Publication number: 20110120762Abstract: A printed wiring board including a substrate having first and second surfaces and a penetrating hole extending through the substrate between the surfaces, a first conductive circuit on the first surface, a second conductive circuit on the second surface, and a through-hole conductor in the hole and connecting the first and second conductive circuits. The conductor includes an electroless plated film on the inner-wall surface of the hole, a first electrolytic plated film formed on the electroless plated film and forming a first opening portion opening on the first surface and a second opening portion opening on the second surface, a second electrolytic plated film filling the first portion, and a third electrolytic plated film filling the second portion. The first and second portions taper toward the central portion of the hole with respect to the axis direction of the hole and have cross sections forming a substantially U-shape, respectively.Type: ApplicationFiled: November 12, 2010Publication date: May 26, 2011Applicant: IBIDEN CO., LTD.Inventors: Satoru KAWAI, Yasuki Kimishima
-
Publication number: 20110056838Abstract: A printed wiring board is manufactured by a method in which an opening is formed in a substrate, and a seed layer for electrolytic plating is formed on an inner wall of the opening and a surface of the substrate. The substrate with the seed layer is placed in an electrolytic plating solution, and an insulative body is placed in the electrolytic plating solution. The substrate and the insulative body are moved relative to each other to form an electrolytic plated film on the substrate and fill the opening with the electrolytic plated film. A conductive circuit is formed on the substrate. The electrolytic plating solution includes copper sulfate, sulfuric acid, and iron ions.Type: ApplicationFiled: August 24, 2010Publication date: March 10, 2011Applicant: IBIDEN, CO., LTD.Inventor: Satoru KAWAI
-
Patent number: 7897027Abstract: A plating method includes providing an article in a plating bath, covering a surface of the article with an insulating member in the plating bath, and electrolytically plating the article while moving one of the insulating member and the article relative to each other.Type: GrantFiled: December 23, 2008Date of Patent: March 1, 2011Assignee: IBIDEN Co., Ltd.Inventors: Toru Nakai, Satoru Kawai, Hiroshi Niwa, Yoshiyuki Iwata
-
Publication number: 20100307807Abstract: A method for manufacturing a double-sided circuit board includes preparing a substrate having the first and second surfaces, forming a first hole having a first opening with a diameter R1 on the first surface of the substrate, forming a second hole having a second opening with a diameter R2 on the second surface of the substrate, forming a third hole having a diameter smaller than R1 and/or R2 and connecting the first and second holes such that a penetrating hole formed of the first hole, the second hole and the third hole is formed in the substrate, forming a first conductive circuit on the first surface of the substrate, forming a second conductive circuit on the second surface of the substrate, and filling the penetrating hole with conductive material such that a through-hole conductor electrically connecting the first conductive circuit and the second conductive circuit is formed.Type: ApplicationFiled: April 9, 2010Publication date: December 9, 2010Applicant: IBIDEN CO., LTDInventors: Kota NODA, Tsutomu Yamauchi, Satoru Kawai
-
Publication number: 20100163293Abstract: A printed wiring board and a method for manufacturing the same are provided. The printed wiring board includes a resin insulation layer having a first surface and a second surface opposite the first surface, and includes an opening for a first via conductor. An electronic-component mounting pad is formed on the first surface of the resin insulation layer. The electronic-component mounting pad includes a portion embedded in the resin insulation layer and a portion protruding from the resin insulation layer. The protruding portion covers the embedded portion and a portion of the first surface of the resin insulation layer that surrounds the embedded portion. A first conductive circuit is formed on the second surface of the resin insulation layer. A first via conductor is formed in the opening of the resin insulation layer and connects the electronic-component mounting pad and the first conductive circuit.Type: ApplicationFiled: November 2, 2009Publication date: July 1, 2010Applicant: IBIDEN CO., LTD.Inventors: Satoru KAWAI, Kenji Sakai, Liyi Chen
-
Publication number: 20100155116Abstract: A printed wiring board includes a resin insulation layer having a first surface and a second surface on an opposite side of the first surface, the resin insulation layer having an opening for a first via conductor, a pad formed on the first surface of the resin insulation layer and provided to mount an electronic component, a first conductive circuit formed on the second surface of the resin insulation layer, and a first via conductor formed in the opening and connecting the pad and the first conductive circuit. The pad has an embedded portion embedded in the resin insulation layer and a protruding portion protruding from the resin insulation layer, and the embedded portion has an external shape which is greater than an external shape the protruding portion.Type: ApplicationFiled: October 27, 2009Publication date: June 24, 2010Applicant: IBIDEN CO., LTD.Inventors: Satoru KAWAI, Kenji Sakai, Liyi Chen
-
Publication number: 20090107847Abstract: A plating method includes providing an article in a plating bath, covering a surface of the article with an insulating member in the plating bath, and electrolytically plating the article while moving one of the insulating member and the article relative to each other.Type: ApplicationFiled: December 23, 2008Publication date: April 30, 2009Applicant: IBIDEN CO., LTD.Inventors: Toru Nakai, Satoru Kawai, Hiroshi Niwa, Yoshiyuki Iwata
-
Publication number: 20090107711Abstract: A multilayer printed circuit board has an insulation layer, a first conductor layer provided over a first side of the insulation layer, a second conductor layer provided over a second side of the insulation layer opposite to the first side, and multiple filled vias electrically connecting the first conductor layer and the second conductor layer. The filled vias have upper surfaces, respectively, and each of the upper surfaces is made such that a difference between a lowest point and a highest point of each of the upper surfaces is less than or equal to about 7 ?m.Type: ApplicationFiled: December 23, 2008Publication date: April 30, 2009Applicant: IBIDEN CO., LTD.Inventors: Toru Nakai, Satoru Kawai, Hiroshi Niwa, Yoshiyuki Iwata
-
Publication number: 20090029037Abstract: A plating apparatus and method to perform plating in non-through-hole openings or through-hole openings of a printed wiring board having at least either non-through holes or through-holes to form via-hole conductors or through-hole conductors. The plating method contacts a printed wiring board having the non-through holes or through-holes with a plating solution including plating ingredients, and plates metal on a surface of the printed wiring board while making contact with at least a portion of a pliable contact body.Type: ApplicationFiled: August 6, 2008Publication date: January 29, 2009Applicant: IBIDEN CO., LTDInventors: Toru NAKAI, Satoru KAWAI
-
Patent number: 7481909Abstract: A plating apparatus includes a plating bath, a member provided in the plating bath and a moving device. The member is configured to cover a surface to be plated. A moving device is configured to relatively move the member or the surface to change an area of the surface covered by the member.Type: GrantFiled: September 23, 2005Date of Patent: January 27, 2009Assignee: IBIDEN Co., Ltd.Inventors: Toru Nakai, Satoru Kawai, Hiroshi Niwa, Yoshiyuki Iwata
-
Publication number: 20070128044Abstract: A fluid machine including a shaft and an impeller, wherein the impeller has a shaft bore into which the shaft is inserted, and wherein the impeller is coupled to the shaft by an interference fit. The fluid machine further includes a positioning part provided between the shaft and the impeller, for positioning the impeller at a predetermined position on the shaft; a fitting part provided inside the shaft bore and adjacent to the positioning part, for forming the interference fit between the shaft and the impeller; and a loose-insertion part provided inside the shaft bore and adjacent to the fitting part, for forming a clearance between the shaft and the impeller.Type: ApplicationFiled: November 29, 2006Publication date: June 7, 2007Applicant: FANUC LTDInventors: Satoru KAWAI, Kazuya OHTA, Akira EGAWA
-
Publication number: 20060065534Abstract: A plating apparatus includes a plating bath, a member provided in the plating bath and a moving device. The member is configured to cover a surface to be plated. A moving device is configured to relatively move the member or the surface to change an area of the surface covered by the member.Type: ApplicationFiled: September 23, 2005Publication date: March 30, 2006Applicant: IBIDEN CO., LTD.Inventors: Toru Nakai, Satoru Kawai, Hiroshi Niwa, Yoshiyuki Iwata
-
Patent number: 6882393Abstract: A pair of substrates is disposed in parallel at a gap distance therebetween. Liquid crystal material containing liquid crystal molecules having negative dielectric anisotropy is filled in between the substrates. The liquid crystal molecules are homeotropically aligned. On the opposing surface of one of the substrates, pixel electrodes are disposed in a matrix form and data bus lines and gate bus lines are disposed. The gate bus line passes an inner area of each pixel electrode. Switching elements are formed on the opposing surface of the substrate. Each switching element is controlled by the gate bus line at another row. Protrusions are formed on the opposing surface of one of the substrates. The protrusions divide an area of the pixel electrode into a plurality of areas and each is bent on the gate bus line. A domain border regulating unit is formed on the opposing surface of the other of the substrates. The protrusions and domain border regulating unit define the borders of each domain.Type: GrantFiled: April 11, 2003Date of Patent: April 19, 2005Assignee: Fujitsu Display Technologies CorporationInventors: Satoru Kawai, Tsuyoshi Kamada
-
Publication number: 20030202145Abstract: A pair of substrates is disposed in parallel at a gap distance therebetween. Liquid crystal material containing liquid crystal molecules having negative dielectric anisotropy is filled in between the substrates. The liquid crystal molecules are homeotropically aligned. On the opposing surface of one of the substrates, pixel electrodes are disposed in a matrix form and data bus lines and gate bus lines are disposed. The gate bus line passes an inner area of each pixel electrode. Switching elements are formed on the opposing surface of the substrate. Each switching element is controlled by the gate bus line at another row. Protrusions are formed on the opposing surface of one of the substrates. The protrusions divide an area of the pixel electrode into a plurality of areas and each is bent on the gate bus line. A domain border regulating unit is formed on the opposing surface of the other of the substrates. The protrusions and domain border regulating unit define the borders of each domain.Type: ApplicationFiled: April 11, 2003Publication date: October 30, 2003Applicant: FUJITSU DISPLAY TECHNOLOGIES CORPORATIONInventors: Hideaki Takizawa, Satoru Kawai, Tsuyoshi Kamada
-
Patent number: D527023Type: GrantFiled: June 14, 2005Date of Patent: August 22, 2006Assignees: Toyota Jidosha Kabushiki Kaisha, Pacific Industrial Co., Ltd.Inventors: Yoji Terazono, Youichi Node, Satoru Kawai