Patents by Inventor Satoshi Kurokawa
Satoshi Kurokawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9763319Abstract: A package substrate includes an inner interlayer, a first conductor layer, a second conductor layer, an outermost interlayer, an outermost conductor layer including first and second pads to mount electronic components, vias including first and second vias such that the first vias are connecting the first conductor layer and first pads and the second vias are connecting the first conductor layer and second pads, and skip vias penetrating through the outermost and inner interlayers such that the skip vias are connecting the outermost and second conductor layers. Sum of insulation distances (t1, t2) is in range of 40 ?m or less to 10 ?m or more, where the insulation distance (t1) is insulation distance between the outermost and first conductor layers and the insulation distance (t2) is insulation distance between the first and second conductor layers, and difference between the insulation distances (t1, t2) is less than 5 ?m.Type: GrantFiled: May 7, 2015Date of Patent: September 12, 2017Assignee: IBIDEN CO., LTD.Inventors: Yasushi Inagaki, Yasuhiro Takahashi, Satoshi Kurokawa
-
Patent number: 9443800Abstract: A package substrate includes interlayer insulating layers including outermost and inner-layer layers, conductor layers including an outermost layer, a first layer between the outermost and inner-layer layers, and a second layer on which the inner-layer layer is formed, via conductors including first and second conductors through the outermost insulating layer, and skip via conductors through the outermost and inner-layer insulating layers to connect the outermost and second conductor layers. The outermost conductor layer includes first and second pads to mount first and second electronic components on the outermost insulating layer, the first conductors are positioned to connect the first conductor layer and first pads, the second conductors are positioned to connect the first conductor layer and second pads, and the first conductor layer has area on surface of the inner-layer insulating layer which is in range of 3 to 15% of area of the surface of the inner-layer insulating layer.Type: GrantFiled: March 26, 2015Date of Patent: September 13, 2016Assignee: IBIDEN CO., LTD.Inventors: Yasushi Inagaki, Yasuhiro Takahashi, Satoshi Kurokawa
-
Patent number: 9326377Abstract: A printed wiring board includes a first buildup layer including first and second interlayer insulating layers, and a second buildup layer formed on the first buildup layer and including the outermost interlayer insulating layer and the outermost conductive layer formed on the outermost interlayer resin insulating layer. The buildup layer includes a first signal line interposed between the first and second interlayer insulating layers, a first ground layer formed on a surface of the first interlayer resin insulating layer, and a second ground layer formed on a surface of the second interlayer resin insulating layer such that the first signal line is interposed between the first and second ground layers, the first and second interlayer insulating layers and the outermost interlayer insulating layer include resin materials, respectively, and the first and second interlayer insulating layers are different from the outermost interlayer insulating layer in material and/or thickness.Type: GrantFiled: July 29, 2013Date of Patent: April 26, 2016Assignee: IBIDEN Co., Ltd.Inventors: Haruhiko Morita, Shinobu Kato, Yasuhiko Mano, Satoshi Kurokawa
-
Patent number: 9287250Abstract: A package substrate includes an inner interlayer, a first conductor layer on the inner interlayer, a second conductor layer on which the inner interlayer is formed, an outermost interlayer on the first conductor layer, an outermost conductor layer on the outermost interlayer and including first and second pads positioned to mount first and second electronic components on the outermost interlayer, outermost vias connecting the first and outermost conductor layers through the outermost interlayer, and skip vias connecting the outermost and second conductor layers through the outermost and inner interlayers. The first conductor layer includes a first circuit connecting two outermost vias, and the outermost conductor layer includes an outermost circuit connecting one of the two outermost vias and one skip via such that the first conductor circuit, two outermost vias, outermost circuit and one skip via form a connection path connecting one second pad and the second conductor layer.Type: GrantFiled: June 9, 2015Date of Patent: March 15, 2016Assignee: IBIDEN CO., LTD.Inventors: Yasushi Inagaki, Yasuhiro Takahashi, Satoshi Kurokawa
-
Patent number: 9263784Abstract: A package substrate includes a core substrate, a first buildup layer and a second buildup layer. The first buildup layer includes an uppermost interlayer, an upper inner interlayer, an uppermost conductive layer including first pads and second pads, an upper first conductive layer, an upper second conductive layer, vias formed through the uppermost interlayer and connecting the upper first conductive layer and the second pads, and skip vias formed through the uppermost and upper inner interlayers and connecting the uppermost and upper second conductive layers. The second buildup layer includes a lowermost interlayer, a lower inner interlayer, a lowermost conductive layer including third pads, a lower first conductive layer, a lower second conductive layer, vias formed through the lowermost interlayer and connecting the lower first conductive layer and third pads, and skip vias formed through the lowermost and lower inner interlayers and connecting the lowermost and lower second conductive layers.Type: GrantFiled: May 1, 2015Date of Patent: February 16, 2016Assignee: IBIDEN CO., LTD.Inventors: Yasushi Inagaki, Yasuhiro Takahashi, Satoshi Kurokawa
-
Publication number: 20150357316Abstract: A package substrate includes an inner interlayer, a first conductor layer on the inner interlayer, a second conductor layer on which the inner interlayer is formed, an outermost interlayer on the first conductor layer, an outermost conductor layer on the outermost interlayer and including first and second pads positioned to mount first and second electronic components on the outermost interlayer, outermost vias connecting the first and outermost conductor layers through the outermost interlayer, and skip vias connecting the outermost and second conductor layers through the outermost and inner interlayers. The first conductor layer includes a first circuit connecting two outermost vias, and the outermost conductor layer includes an outermost circuit connecting one of the two outermost vias and one skip via such that the first conductor circuit, two outermost vias, outermost circuit and one skip via form a connection path connecting one second pad and the second conductor layer.Type: ApplicationFiled: June 9, 2015Publication date: December 10, 2015Applicant: IBIDEN CO., LTD.Inventors: Yasushi INAGAKI, Yasuhiro Takahashi, Satoshi Kurokawa
-
Publication number: 20150327363Abstract: A package substrate includes an inner interlayer, a first conductor layer, a second conductor layer, an outermost interlayer, an outermost conductor layer including first and second pads to mount electronic components, vias including first and second vias such that the first vias are connecting the first conductor layer and first pads and the second vias are connecting the first conductor layer and second pads, and skip vias penetrating through the outermost and inner interlayers such that the skip vias are connecting the outermost and second conductor layers. Sum of insulation distances (t1, t2) is in range of 40 ?m or less to 10 ?m or more, where the insulation distance (t1) is insulation distance between the outermost and first conductor layers and the insulation distance (t2) is insulation distance between the first and second conductor layers, and difference between the insulation distances (t1, t2) is less than 5 ?m.Type: ApplicationFiled: May 7, 2015Publication date: November 12, 2015Applicant: IBIDEN CO., LTD.Inventors: Yasushi INAGAKI, Yasuhiro Takahashi, Satoshi Kurokawa
-
Publication number: 20150318596Abstract: A package substrate includes a core substrate, a first buildup layer and a second buildup layer. The first buildup layer includes an uppermost interlayer, an upper inner interlayer, an uppermost conductive layer including first pads and second pads, an upper first conductive layer, an upper second conductive layer, vias formed through the uppermost interlayer and connecting the upper first conductive layer and the second pads, and skip vias formed through the uppermost and upper inner interlayers and connecting the uppermost and upper second conductive layers. The second buildup layer includes a lowermost interlayer, a lower inner interlayer, a lowermost conductive layer including third pads, a lower first conductive layer, a lower second conductive layer, vias formed through the lowermost interlayer and connecting the lower first conductive layer and third pads, and skip vias formed through the lowermost and lower inner interlayers and connecting the lowermost and lower second conductive layers.Type: ApplicationFiled: May 1, 2015Publication date: November 5, 2015Applicant: IBIDEN CO., LTD.Inventors: Yasushi INAGAKI, Yasuhiro TAKAHASHI, Satoshi KUROKAWA
-
Publication number: 20150279772Abstract: A package substrate includes interlayer insulating layers including outermost and inner-layer layers, conductor layers including an outermost layer, a first layer between the outermost and inner-layer layers, and a second layer on which the inner-layer layer is formed, via conductors including first and second conductors through the outermost insulating layer, and skip via conductors through the outermost and inner-layer insulating layers to connect the outermost and second conductor layers. The outermost conductor layer includes first and second pads to mount first and second electronic components on the outermost insulating layer, the first conductors are positioned to connect the first conductor layer and first pads, the second conductors are positioned to connect the first conductor layer and second pads, and the first conductor layer has area on surface of the inner-layer insulating layer which is in range of 3 to 15% of area of the surface of the inner-layer insulating layer.Type: ApplicationFiled: March 26, 2015Publication date: October 1, 2015Applicant: IBIDEN CO., LTD.Inventors: Yasushi INAGAKI, Yasuhiro Takahashi, Satoshi Kurokawa
-
Publication number: 20140374150Abstract: A package substrate includes an outermost interlayer resin insulation layer, an outermost conductive layer formed on a first surface of the outermost interlayer resin insulation layer and including first pads positioned to mount a first electronic component and second pads positioned to mount a second electronic component, a first conductive layer including first conductive circuits and formed on a second surface of the outermost interlayer resin insulation layer on the opposite side with respect to the first surface, first via conductors penetrating through the outermost interlayer resin insulation layer such that the first via conductors are connecting the first conductive layer and the first pads, and second via conductors penetrating through the outermost interlayer resin insulation layer such that the second via conductors are connecting the first conductive layer and the second pads. The first conductive circuits in the first conductive layer are connecting the first and second pads, respectively.Type: ApplicationFiled: June 20, 2014Publication date: December 25, 2014Applicant: IBIDEN CO., LTD.Inventors: Yasushi INAGAKI, Yasuhiro Takahashi, Satoshi Kurokawa
-
Patent number: 8743557Abstract: A printed wiring board has a packaging substrate having multiple pads, and a transmission substrate mounted on the multiple pads of the packaging substrate. The packaging substrate has a pad group constituted of pads which mount an electronic component, the multiple pads mounting the transmission substrate includes a first pad positioned in a peripheral portion of the packaging substrate and a second pad positioned between the first pad and the pad group, the second pad is electrically connected to a signal pad of the pads in the pad group, and the transmission substrate includes a horizontal wiring which electrically connects the second pad and the first pad and which transmits a signal between the second pad and the first pad.Type: GrantFiled: May 31, 2012Date of Patent: June 3, 2014Assignee: IBIDEN Co., Ltd.Inventors: Yasuhiko Mano, Shinobu Kato, Haruhiko Morita, Satoshi Kurokawa
-
Publication number: 20140027165Abstract: A printed wiring board includes a first buildup layer including first and second interlayer insulating layers, and a second buildup layer formed on the first buildup layer and including the outermost interlayer insulating layer and the outermost conductive layer formed on the outermost interlayer resin insulating layer. The buildup layer includes a first signal line interposed between the first and second interlayer insulating layers, a first ground layer formed on a surface of the first interlayer resin insulating layer, and a second ground layer formed on a surface of the second interlayer resin insulating layer such that the first signal line is interposed between the first and second ground layers, the first and second interlayer insulating layers and the outermost interlayer insulating layer include resin materials, respectively, and the first and second interlayer insulating layers are different from the outermost interlayer insulating layer in material and/or thickness.Type: ApplicationFiled: July 29, 2013Publication date: January 30, 2014Applicant: IBIDEN Co., Ltd.Inventors: Naohiko MORITA, Shinobu KATO, Yasuhiko MANO, Satoshi KUROKAWA
-
Publication number: 20130020116Abstract: A printed wiring board has a packaging substrate having multiple pads, and a transmission substrate mounted on the multiple pads of the packaging substrate. The packaging substrate has a pad group constituted of pads which mount an electronic component, the multiple pads mounting the transmission substrate includes a first pad positioned in a peripheral portion of the packaging substrate and a second pad positioned between the first pad and the pad group, the second pad is electrically connected to a signal pad of the pads in the pad group, and the transmission substrate includes a horizontal wiring which electrically connects the second pad and the first pad and which transmits a signal between the second pad and the first pad.Type: ApplicationFiled: May 31, 2012Publication date: January 24, 2013Applicant: IBIDEN Co., Ltd.Inventors: Yasuhiko MANO, Shinobu Kato, Haruhiko Morita, Satoshi Kurokawa
-
Publication number: 20120152606Abstract: A printed wiring board including an insulation layer, a conductive layer formed on the insulation layer and including a via conductor pad and a chip capacitor mounting pad, an outermost resin insulation layer formed on the insulation and conductive layers and having a via hole reaching the conductor pad and an opening exposing the mounting pad, an electrode having a via conductor portion in the hole and a land portion extending from the via conductor such that the electrode protrudes from the surface of the outermost layer, a solder bump for mounting an IC formed on the land portion such that the bump is at a portion of the electrode protruding from the surface of the outermost layer, and a solder structure for mounting a chip capacitor formed on the mounting pad such that the structure extends from the mounting pad and projects from the surface of the outermost layer.Type: ApplicationFiled: August 31, 2011Publication date: June 21, 2012Applicant: IBIDEN CO., LTD.Inventor: Satoshi Kurokawa
-
Patent number: 5835916Abstract: A document preparing apparatus capable of independently relocating and/or resetting cells includes a text generator generating text, and tabulation device to form a table containing text. The table includes a plurality of cells for registering text data therein. The tabulation device includes a processing unit allowing an operator to designate a single cell in the table and to relocate the designated cell in an area of the table together with text data registered in the designated cell. In addition or alternatively, the processing unit can allow an operator to designate a single cell in the table and to reset a size of the designated cell.Type: GrantFiled: February 15, 1996Date of Patent: November 10, 1998Assignee: Sanyo Electric Co., Ltd.Inventors: Yoshihiro Inaki, Yoshinori Hatayama, Satoshi Kurokawa
-
Patent number: 4876306Abstract: A process for preparing a thermoplastic resin, which comprises polymerizing a monomer mixture containing at least 80% by weight of at least one member selected from the group consisting of an alkyl methacrylate, an alkyl acrylate, an aromatic vinyl compound, acrylonitrile, methacrylonitrile and butadiene by using as an emulsifier a compound having a group of the formula --PO.sub.3 M.sub.2 or --PO.sub.2 M wherein M is an alkali metal or an alkaline earth metal, to form a latex, and contacting the latex with an aqueous magnesium sulfate solution having a concentration of from 0.1 to 30% by weight.Type: GrantFiled: March 14, 1988Date of Patent: October 24, 1989Assignee: Mitsubishi Rayon Company, Ltd.Inventors: Satoshi Kurokawa, Suehiro Tayama, Fumio Sato