Patents by Inventor Shamsun Nahar
Shamsun Nahar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11809141Abstract: A time-to-digital converter (TDC) uses voltage as a representation of time offset. A voltage change is induced over a time period from a start signal to a stop signal. The final voltage is then measured, and the voltage measurement is mapped to a time value representing the time between the start signal and the stop signal. The voltage change can be increasing or decreasing, e.g., by charging or discharging a capacitive circuit between the start signal and the stop signal. The voltage can be measured using an analog-to-digital converter (ADC) or other voltage measurement circuit. The voltage measurement can be mapped to the time value in any manner, such as, for example, using a transfer function or using a mapping table that provides a time value for each possible voltage measurement value.Type: GrantFiled: March 1, 2022Date of Patent: November 7, 2023Assignee: Anokiwave, Inc.Inventors: Kartik Sridharan, Jun Li, Eythan Familier, Gaurav Menon, Shamsun Nahar, Akhil Garlapati, Scott Humphreys, Antonio Geremia
-
Patent number: 11743026Abstract: Embodiments of the present invention synchronize multiple synthesizers, such as phase-locked loops (PLLs), in a manner that does not require communication or coordination between the synthesizers. Specifically, each synthesizer is part of a synthesizer circuit that includes a synthesizer (e.g., a PLL), a phase measurement circuit, and a synchronization circuit. A common reference signal (e.g., an alternating clock signal) is provided to the synthesizer circuits. In one exemplary embodiment, in each synthesizer circuit, the phase measurement circuit measures a phase difference between the reference signal and a corresponding output of the synthesizer, and the synchronization circuit adjusts the synthesizer operation based on the measured phase difference in such a way that all of the synthesizers operate in-phase with one another relative to the common reference signal, without having any communication or coordination between the two synthesizer circuits other than provision of the common reference signal.Type: GrantFiled: February 28, 2022Date of Patent: August 29, 2023Assignee: Anokiwave, Inc.Inventors: Kartik Sridharan, Jun Li, Gaurav Menon, Shamsun Nahar, Akhil Garlapati, Scott Humphreys, Antonio Geremia
-
Publication number: 20220303112Abstract: Embodiments of the present invention synchronize multiple synthesizers, such as phase-locked loops (PLLs), in a manner that does not require communication or coordination between the synthesizers. Specifically, each synthesizer is part of a synthesizer circuit that includes a synthesizer (e.g., a PLL), a phase measurement circuit, and a synchronization circuit. A common reference signal (e.g., an alternating clock signal) is provided to the synthesizer circuits. In one exemplary embodiment, in each synthesizer circuit, the phase measurement circuit measures a phase difference between the reference signal and a corresponding output of the synthesizer, and the synchronization circuit adjusts the synthesizer operation based on the measured phase difference in such a way that all of the synthesizers operate in-phase with one another relative to the common reference signal, without having any communication or coordination between the two synthesizer circuits other than provision of the common reference signal.Type: ApplicationFiled: February 28, 2022Publication date: September 22, 2022Applicant: Anokiwave, Inc.Inventors: Kartik Sridharan, Jun Li, Gaurav Menon, Shamsun Nahar, Akhil Garlapati, Scott Humphreys, Antonio Geremia
-
Publication number: 20220286140Abstract: Digital post-processing of time-to-digital converter (TDC) output data can be used to map each TDC code to the ideal one, but this requires knowing the TDC input-output mapping. Therefore, a calibration system and method are provided for characterizing operation of a TDC to compensate for non-idealities. Input signals having a known time difference are provided to the TDC, and a mapping between the TDC output and the known time difference is stored in a mapping table. With the described method, it is possible to input an input ramp of very low slope to construct this mapping to a desired resolution during a background calibration procedure. This characterizing and mapping can be performed across a range of input signals having different known time differences. After calibration, a mapping table can be used by a mapping circuit of the TDC or by a digital post-processing function to provide a compensated TDC output.Type: ApplicationFiled: March 1, 2022Publication date: September 8, 2022Inventors: Eythan Familier, Kartik Sridharan, Jun Li, Gaurav Menon, Shamsun Nahar, Akhil Garlapati, Scott Humphreys, Antonio Geremia
-
Publication number: 20220283550Abstract: A time-to-digital converter (TDC) uses voltage as a representation of time offset. A voltage change is induced over a time period from a start signal to a stop signal. The final voltage is then measured, and the voltage measurement is mapped to a time value representing the time between the start signal and the stop signal. The voltage change can be increasing or decreasing, e.g., by charging or discharging a capacitive circuit between the start signal and the stop signal. The voltage can be measured using an analog-to-digital converter (ADC) or other voltage measurement circuit. The voltage measurement can be mapped to the time value in any manner, such as, for example, using to a transfer function or using a mapping table that provides a time value for each possible voltage measurement value.Type: ApplicationFiled: March 1, 2022Publication date: September 8, 2022Inventors: Kartik Sridharan, Jun Li, Eythan Familier, Gaurav Menon, Shamsun Nahar, Akhil Garlapati, Scott Humphreys, Antonio Geremia
-
Patent number: 11418971Abstract: A beamforming integrated circuit system is configured to optimize performance. Among other things, the system may run at a lower power than conventional integrated circuits, selectively disable branches to control certain system functions, and/or selectively position ground pads around receiving pads to enhance isolation. The system also may use a beamforming integrated circuit as a distribution circuit for a number of similar or like beamforming integrated circuits.Type: GrantFiled: December 24, 2018Date of Patent: August 16, 2022Assignee: Anokiwave, Inc.Inventors: Pavel Brechko, David W. Corman, Vipul Jain, Shamsun Nahar, Jason Durbin, Nitin Jain
-
Patent number: 11296860Abstract: Embodiments of the present invention synchronize multiple synthesizers, such as phase-locked loops (PLLs), in a manner that does not require communication or coordination between the synthesizers. Specifically, each synthesizer is part of a synthesizer circuit that includes a synthesizer (e.g., a PLL), a phase measurement circuit, and a synchronization circuit. A common reference signal (e.g., an alternating clock signal) is provided to the synthesizer circuits. In one exemplary embodiment, in each synthesizer circuit, the phase measurement circuit measures a phase difference between the reference signal and a corresponding output of the synthesizer, and the synchronization circuit adjusts the synthesizer operation based on the measured phase difference in such a way that all of the synthesizers operate in-phase with one another relative to the common reference signal, without having any communication or coordination between the two synthesizer circuits other than provision of the common reference signal.Type: GrantFiled: July 17, 2020Date of Patent: April 5, 2022Assignee: Anokiwave, Inc.Inventors: Kartik Sridharan, Jun Li, Gaurav Menon, Shamsun Nahar, Akhil Garlapati, Scott Humphreys, Antonio Geremia
-
Publication number: 20210235282Abstract: A beamforming integrated circuit system is configured to optimize performance. Among other things, the system may run at a lower power than conventional integrated circuits, selectively disable branches to control certain system functions, and/or selectively position ground pads around receiving pads to enhance isolation. The system also may use a beamforming integrated circuit as a distribution circuit for a number of similar or like beamforming integrated circuits.Type: ApplicationFiled: December 24, 2018Publication date: July 29, 2021Applicant: ANOKIWAVE, INC.Inventors: Pavel Brechko, David W. Corman, Vipul Jain, Shamsun Nahar, Jason Durbin, Nitin Jain
-
Publication number: 20210021402Abstract: Embodiments of the present invention synchronize multiple synthesizers, such as phase-locked loops (PLLs), in a manner that does not require communication or coordination between the synthesizers. Specifically, each synthesizer is part of a synthesizer circuit that includes a synthesizer (e.g., a PLL), a phase measurement circuit, and a synchronization circuit. A common reference signal (e.g., an alternating clock signal) is provided to the synthesizer circuits. In one exemplary embodiment, in each synthesizer circuit, the phase measurement circuit measures a phase difference between the reference signal and a corresponding output of the synthesizer, and the synchronization circuit adjusts the synthesizer operation based on the measured phase difference in such a way that all of the synthesizers operate in-phase with one another relative to the common reference signal, without having any communication or coordination between the two synthesizer circuits other than provision of the common reference signal.Type: ApplicationFiled: July 17, 2020Publication date: January 21, 2021Inventors: Kartik Sridharan, Jun Li, Gaurav Menon, Shamsun Nahar, Akhil Garlapati, Scott Humphreys, Antonio Geremia
-
Patent number: 10855383Abstract: A system and a method for calibrating an antenna using trim bits and non-volatile memory is disclosed. In one aspect, an apparatus includes a power amplifier configured to at least amplify the output signal of the first antenna. The power amplifier includes multiple stages. The apparatus further includes a trim control circuit configured to adjust a bias of one of the stages of the power amplifier, using trim bits from non-volatile memory. The trim control circuit is further configured to scale the bias of one of the plurality of stages of the power amplifier by an integer between 0 and 2n?1 corresponding to a binary number formed by the first plurality of trim bits, wherein n corresponds to the number of trim bits.Type: GrantFiled: March 14, 2019Date of Patent: December 1, 2020Assignee: ANOKIWAVE, INC.Inventors: Robert McMorrow, Vipul Jain, Mikhail Shirokov, Kevin B. Greene, Susanne A. Paul, Shamsun Nahar
-
Patent number: 10826195Abstract: Illustrative embodiments significantly improve RF isolation in a packaged integrated circuit by separating the pins/pads associated with multiple RF channels from one another and also from pins/pads associated with digital circuits. Specifically, in certain exemplary embodiments, the integrated circuit is configured with the pins/pad for the digital circuits on a first edge of the chip, the pins/pads for common RF signals on a second edge of the chip opposite the first edge, and the pins/pads for the individual RF channels on third and fourth edges of the chip. The pins/pads associated with each RF channel may include multiple pins/pads (an “RF group”) and may have a central RF pin/pad with a ground pin/pad on each side of the central RF pin/pad. One or more ground pins/pads may be placed between adjacent RF groups on a given edge of the chip.Type: GrantFiled: March 28, 2018Date of Patent: November 3, 2020Assignee: ANOKIWAVE, INC.Inventors: Kristian N. Madsen, Vipul Jain, Amir Esmaili, Chad Cookinham, Noyan Kinayman, Shamsun Nahar, David W. Corman, Nitin Jain
-
Publication number: 20200295853Abstract: A system and a method for calibrating an antenna using trim bits and non-volatile memory is disclosed. In one aspect, an apparatus includes a power amplifier configured to at least amplify the output signal of the first antenna. The power amplifier includes multiple stages. The apparatus further includes a trim control circuit configured to adjust a bias of one of the stages of the power amplifier, using trim bits from non-volatile memory. The trim control circuit is further configured to scale the bias of one of the plurality of stages of the power amplifier by an integer between 0 and 2n-1 corresponding to a binary number formed by the first plurality of trim bits, wherein n corresponds to the number of trim bits.Type: ApplicationFiled: March 14, 2019Publication date: September 17, 2020Applicant: ANOKIWAVE, INC.Inventors: Robert McMorrow, Vipul Jain, Mikhail Shirokov, Kevin B. Greene, Susanne A. Paul, Shamsun Nahar
-
Patent number: 10777888Abstract: A beamforming integrated circuit system for use in a phased array has a microchip with RF circuitry, and a plurality of (on chip) interfaces electrically connected with the RF circuitry. The plurality of interfaces includes a signal interface, a first ground interface, and a second ground interface. The signal interface is configured to communicate an RF signal, and both the first and second ground interfaces are adjacent to the signal interface. The system also has a material ring circumscribing the plurality of interfaces, and at least one RF ground path coupled with the material ring.Type: GrantFiled: October 24, 2017Date of Patent: September 15, 2020Assignee: ANOKIWAVE, INC.Inventors: Vipul Jain, Noyan Kinayman, Robert J. McMorrow, Kristian N. Madsen, Shamsun Nahar, Nitin Jain
-
Patent number: 10587044Abstract: A beamforming integrated circuit system for use in a phased array has a microchip with RF circuitry, a bottom surface, and a plurality of interfaces electrically connected with the RF circuitry. The plurality of interfaces includes a plurality of static interfaces and a plurality of RF interfaces. The plurality of static interfaces are on the bottom surface of the microchip and adjacent to each other. The plurality of RF interfaces are also on the bottom surface of the microchip, but radially outward of the plurality of static interfaces. The microchip is configured to be flip chip mounted.Type: GrantFiled: October 24, 2017Date of Patent: March 10, 2020Assignee: Anokiwave, Inc.Inventors: Vipul Jain, Noyan Kinayman, Robert J. McMorrow, Kristian N. Madsen, Shamsun Nahar, Nitin Jain
-
Publication number: 20190274055Abstract: A beamforming integrated circuit system is configured to optimize performance. Among other things, the system may run at a lower power than conventional integrated circuits, selectively disable branches to control certain system functions, and/or selectively position ground pads around receiving pads to enhance isolation. The system also may use a beamforming integrated circuit as a distribution circuit for a number of similar or like beamforming integrated circuits.Type: ApplicationFiled: December 24, 2018Publication date: September 5, 2019Inventors: Pavel Brechko, David W. Corman, Vipul Jain, Shamsun Nahar, Jason Durbin, Nitin Jain
-
Publication number: 20180287266Abstract: Illustrative embodiments significantly improve RF isolation in a packaged integrated circuit by separating the pins/pads associated with multiple RF channels from one another and also from pins/pads associated with digital circuits. Specifically, in certain exemplary embodiments, the integrated circuit is configured with the pins/pad for the digital circuits on a first edge of the chip, the pins/pads for common RF signals on a second edge of the chip opposite the first edge, and the pins/pads for the individual RF channels on third and fourth edges of the chip. The pins/pads associated with each RF channel may include multiple pins/pads (an “RF group”) and may have a central RF pin/pad with a ground pin/pad on each side of the central RF pin/pad. One or more ground pins/pads may be placed between adjacent RF groups on a given edge of the chip.Type: ApplicationFiled: March 28, 2018Publication date: October 4, 2018Inventors: Kristian N. Madsen, Vipul Jain, Amir Esmaili, Chad Cookinham, Noyan Kinayman, Shamsun Nahar, David W. Corman, Nitin Jain
-
Publication number: 20180115066Abstract: A beamforming integrated circuit system for use in a phased array has a microchip with RF circuitry, and a plurality of (on chip) interfaces electrically connected with the RF circuitry. The plurality of interfaces includes a signal interface, a first ground interface, and a second ground interface. The signal interface is configured to communicate an RF signal, and both the first and second ground interfaces are adjacent to the signal interface. The system also has a material ring circumscribing the plurality of interfaces, and at least one RF ground path coupled with the material ring.Type: ApplicationFiled: October 24, 2017Publication date: April 26, 2018Inventors: Vipul Jain, Noyan Kinayman, Robert J. McMorrow, Kristian N. Madsen, Shamsun Nahar, Nitin Jain
-
Publication number: 20180115356Abstract: A beamforming integrated circuit system for use in a phased array has a microchip with RF circuitry, a bottom surface, and a plurality of interfaces electrically connected with the RF circuitry. The plurality of interfaces includes a plurality of static interfaces and a plurality of RF interfaces. The plurality of static interfaces are on the bottom surface of the microchip and adjacent to each other. The plurality of RF interfaces are also on the bottom surface of the microchip, but radially outward of the plurality of static interfaces. The microchip is configured to be flip chip mounted.Type: ApplicationFiled: October 24, 2017Publication date: April 26, 2018Inventors: Vipul Jain, Noyan Kinayman, Robert J. McMorrow, Kristian N. Madsen, Shamsun Nahar, Nitin Jain
-
Patent number: 8198041Abstract: A method of producing ?1,4-Tibolone (C21H26O2), 10?-Hydroxy-?4-tibolone (C21H28O3). 11?,15?-Dihydroxytibolone (C21H28O4) and 11?,15?-Dihydroxy-?5-tibolone (C21H28O4) by contacting tibolone and 3?,6?-Dihydroxytibolone (C21H32O3) by contacting 3?-hydroxytibolone with Cunninghamella elegans (ATCC 10028b) is reported.Type: GrantFiled: January 27, 2011Date of Patent: June 12, 2012Inventors: Attaur Rahman, Muhammed Iqbal Choudhary, Syed Adnan Ali Shah, Shamsun Nahar Khan
-
Patent number: 8148556Abstract: A new method of producing metabolites of tibolone comprising fermenting tibolone with Rhizopus stolonifer (ATCC 12938) resulting in the formation of ?4-Tibolone (C21H28O2), 6?-Hydroxytibolone, and 15?-Hydroxytibolone (C21H28O3) is reported.Type: GrantFiled: January 27, 2011Date of Patent: April 3, 2012Inventors: Attaur Rahman, Muhammed Iqbal Choudhary, Syed Adnan Ali Shah, Shamsun Nahar Khan