Patents by Inventor SHINYA KYOGOKU
SHINYA KYOGOKU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230317844Abstract: A semiconductor device of embodiments includes: a silicon carbide layer having a first face and a second face parallel to a first direction and a second direction perpendicular to the first direction; a first trench, a second trench, and a third trench extending in the first direction; a first region of n-type disposed in the silicon carbide layer; a second region of p-type disposed in the silicon carbide layer, disposed between the first region of n-type and the first face, and disposed between the first trench and the second trench; a sixth region of p-type disposed in the silicon carbide layer and disposed on a bottom surface of the first trench; a seventh region of p-type disposed in the silicon carbide layer and disposed on a bottom surface of the second trench; an eighth region of p-type disposed in the silicon carbide layer and disposed on a bottom surface of the third trench; a ninth region of p-type disposed in the silicon carbide layer and in contact with the sixth region and the second region; andType: ApplicationFiled: September 1, 2022Publication date: October 5, 2023Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinichi KIMOTO, Shinya KYOGOKU, Ryosuke IIJIMA, Shinsuke HARADA
-
Patent number: 11495665Abstract: A semiconductor device of an embodiment includes: a first trench in a silicon carbide layer and extending in a first direction; a second trench and a third trench located in a second direction orthogonal to the first direction with respect to the first trench and adjacent to each other in the first direction, n type first silicon carbide region, p type second silicon carbide region on the first silicon carbide region, n type third silicon carbide region on the second silicon carbide region, p type fourth silicon carbide region between the first silicon carbide region and the second trench, and p type fifth silicon carbide region located between the first silicon carbide region and the third trench; a gate electrode in the first trench; a first electrode; and a second electrode. A part of the first silicon carbide region is located between the second trench and the third trench.Type: GrantFiled: March 4, 2021Date of Patent: November 8, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Katsuhisa Tanaka, Ryosuke Iijima, Shinya Kyogoku
-
Patent number: 11398556Abstract: A semiconductor device of an embodiment includes: a first trench located in a silicon carbide layer extending in a first direction; a second trench and a third trench adjacent to each other in the first direction; n type first silicon carbide region; p type second silicon carbide region on the first silicon carbide region; n type third silicon carbide region on the second silicon carbide region; p type fourth silicon carbide region between the first silicon carbide region and the second trench; p type fifth silicon carbide region between the first silicon carbide region and the third trench; p type sixth silicon carbide region shallower than the second trench between the second trench and the third trench and having a p type impurity concentration higher than that of the second silicon carbide region; a gate electrode in the first trench; a first electrode, and a second electrode.Type: GrantFiled: March 4, 2021Date of Patent: July 26, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Katsuhisa Tanaka, Shinya Kyogoku, Ryosuke Iijima, Shinichi Kimoto, Shinsuke Harada
-
Patent number: 11355592Abstract: A semiconductor device of an embodiment includes a silicon carbide layer including first and second trenches, a first silicon carbide region of n-type, a second silicon carbide region of p-type disposed between the first trench and the second trench and having a depth deeper than depths of the first and second trenches, and a third silicon carbide region of n-type on the second silicon carbide region, a first gate electrode, a second gate electrode. The second silicon carbide region includes a first region of which a depth becomes deeper toward the second trench, and a second region of which a depth becomes deeper toward the first trench. In the second silicon carbide region, a first concentration distribution of a p-type impurity has a first concentration peak at a first position, and has a second concentration peak at a second position closer to the second trench than the first position.Type: GrantFiled: August 31, 2020Date of Patent: June 7, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Shinya Kyogoku
-
Patent number: 11276751Abstract: A semiconductor device of an embodiment includes a silicon carbide layer having first and second plane, the silicon carbide layer including trench having a first portion and a second portion, the second portion having a width smaller than the first portion, an n-type first silicon carbide region, a p-type second silicon carbide region between the first silicon carbide region and the first plane, a p-type third silicon carbide region between the second silicon carbide region and the first plane and having a p-type impurity concentration lower than the second silicon carbide region, an n-type fourth silicon carbide region between the third silicon carbide region and the first plane, and an n-type fifth silicon carbide region between the second portion and the second silicon carbide region and having an n-type impurity concentration higher than the first silicon carbide region; and a gate electrode in the trench.Type: GrantFiled: February 21, 2020Date of Patent: March 15, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinya Kyogoku, Toshiyuki Oshima, Ryosuke Iijima
-
Patent number: 11245017Abstract: A semiconductor device of an embodiment includes a first electrode, a second electrode, a silicon carbide layer between the first electrode and the second electrode, and the silicon carbide layer having a first plane and a second plane, the silicon carbide layer including a first trench, p-type first silicon carbide regions and n-type second silicon carbide regions alternately disposed, a p-type third silicon carbide region between the second silicon carbide region and the first plane, and an n-type fourth silicon carbide region between the third silicon carbide region and the first plane, and a p-type fifth silicon carbide region between the first silicon carbide region and the first trench, a gate electrode in the first trench, and a gate insulating layer. The length of the first silicon carbide region perpendicular to the first plane is longer than a depth of the first trench.Type: GrantFiled: February 14, 2020Date of Patent: February 8, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinya Kyogoku, Johji Nishio, Ryosuke Iijima
-
Publication number: 20220013640Abstract: A semiconductor device of an embodiment includes: a first trench in a silicon carbide layer and extending in a first direction; a second trench and a third trench located in a second direction orthogonal to the first direction with respect to the first trench and adjacent to each other in the first direction, n type first silicon carbide region, p type second silicon carbide region on the first silicon carbide region, n type third silicon carbide region on the second silicon carbide region, p type fourth silicon carbide region between the first silicon carbide region and the second trench, and p type fifth silicon carbide region located between the first silicon carbide region and the third trench; a gate electrode in the first trench; a first electrode; and a second electrode. A part of the first silicon carbide region is located between the second trench and the third trench.Type: ApplicationFiled: March 4, 2021Publication date: January 13, 2022Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Katsuhisa TANAKA, Ryosuke IIJIMA, Shinya KYOGOKU
-
Publication number: 20220013638Abstract: A semiconductor device of an embodiment includes: a first trench located in a silicon carbide layer extending in a first direction; a second trench and a third trench adjacent to each other in the first direction; n type first silicon carbide region; p type second silicon carbide region on the first silicon carbide region; n type third silicon carbide region on the second silicon carbide region; p type fourth silicon carbide region between the first silicon carbide region and the second trench; p type fifth silicon carbide region between the first silicon carbide region and the third trench; p type sixth silicon carbide region shallower than the second trench between the second trench and the third trench and having a p type impurity concentration higher than that of the second silicon carbide region; a gate electrode in the first trench; a first electrode, and a second electrode.Type: ApplicationFiled: March 4, 2021Publication date: January 13, 2022Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Katsuhisa TANAKA, Shinya KYOGOKU, Ryosuke IIJIMA, Shinichi KIMOTO, Shinsuke HARADA
-
Patent number: 11201210Abstract: A semiconductor device of an embodiment includes a SiC layer including a first trench, a second trench having first and second regions, an n-type first SiC region, a p-type second SiC region, an n-type third SiC region, a p-type fourth SiC region between the first trench and the first SiC region, and a p-type fifth SiC region between the second trench and the first SiC region and having a first portion and a second portion, a gate electrode in the first trench, a first electrode in the second trench, and a second electrode. A distance between the first trench and the first region is greater than a distance between the first trench and the second region, the first portion is separated from the fourth SiC region, the second portion contacts the fourth SiC region, the first region contacts the first portion, and the second region contacts the second portion.Type: GrantFiled: February 21, 2020Date of Patent: December 14, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinya Kyogoku, Katsuhisa Tanaka, Ryosuke Iijima
-
Patent number: 11201238Abstract: A semiconductor device according to an embodiment includes: a silicon carbide layer having a first plane, a second plane facing the first plane, a first trench, a second trench, an n-type first silicon carbide region, a p-type second silicon carbide region between the first silicon carbide region and the first plane, an n-type third silicon carbide region between the second silicon carbide region and the first plane, and a p-type fourth silicon carbide region between the second trench and the first silicon carbide region; a gate electrode being located in the first trench; a gate insulating layer; a first electrode, a portion of the first electrode being located in the second trench; a second electrode; and an interlayer insulating layer being located between the gate electrode and the first electrode, in which an interface between the first electrode and the interlayer insulating layer is located in the first trench.Type: GrantFiled: February 21, 2020Date of Patent: December 14, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinichi Kimoto, Katsuhisa Tanaka, Shinya Kyogoku, Ryosuke Iijima
-
Publication number: 20210296447Abstract: A semiconductor device of an embodiment includes a silicon carbide layer including first and second trenches, a first silicon carbide region of n-type, a second silicon carbide region of p-type disposed between the first trench and the second trench and having a depth deeper than depths of the first and second trenches, and a third silicon carbide region of n-type on the second silicon carbide region, a first gate electrode, a second gate electrode. The second silicon carbide region includes a first region of which a depth becomes deeper toward the second trench, and a second region of which a depth becomes deeper toward the first trench. In the second silicon carbide region, a first concentration distribution of a p-type impurity has a first concentration peak at a first position, and has a second concentration peak at a second position closer to the second trench than the first position.Type: ApplicationFiled: August 31, 2020Publication date: September 23, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Shinya KYOGOKU
-
Patent number: 11121249Abstract: A semiconductor device of an embodiment includes a silicon carbide layer having a first plane and a second plane and includes a trench located on a first plane side and has a first region and a second region, a first silicon carbide region of an n-type, a second silicon carbide region of a p-type between the first silicon carbide region and the first plane, a third silicon carbide region of the n-type between the second silicon carbide region and the first plane, and a fourth silicon carbide region of the p-type between the second region and the first silicon carbide region; a gate electrode in the first region; a first electrode on the first plane side of the silicon carbide layer, a part of the first electrode is located in the second region and is in contact with the third and the fourth silicon carbide region; and a second electrode.Type: GrantFiled: February 24, 2020Date of Patent: September 14, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinya Kyogoku, Katsuhisa Tanaka, Ryosuke Iijima
-
Patent number: 11069803Abstract: A semiconductor device according to an embodiment includes: a SiC layer having a first plane, a second plane, a first trench located on a first plane side, an n-type first SiC region, a p-type second SiC region between the first SiC region and the first plane, an n-type third SiC region between the second SiC region and the first plane, and a p-type fourth SiC region between the first SiC region and the first plane, at least a portion of the fourth SiC region located in the second SiC region, the fourth SiC region having a higher p-type impurity concentration than the second SiC region; a gate electrode in the first trench; a first electrode located on the first plane side; and a second electrode located on a second plane side. A depth of the fourth SiC region increases with distance from the first trench.Type: GrantFiled: February 21, 2020Date of Patent: July 20, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Katsuhisa Tanaka, Shinya Kyogoku, Ryosuke Iijima, Shinichi Kimoto
-
Patent number: 11043586Abstract: A semiconductor device according to an embodiment includes: a SiC layer having a first plane and a second plane facing the first plane, the SiC layer including a first trench on a first plane side, an n-type first SiC region, a p-type second SiC region, an n-type third SiC region located in this order from the second plane to the first plane, a p-type fourth SiC region between the first SiC region and the first trench, a fifth SiC region between the first SiC region and the first plane, and a sixth SiC region between the fourth SiC region and the fifth SiC region, and the sixth SiC region having an n-type impurity concentration higher than an n-type impurity concentration of the first SiC region; a gate electrode in the first trench; a first electrode on the first plane side; and a second electrode on a second plane side.Type: GrantFiled: February 21, 2020Date of Patent: June 22, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinya Kyogoku, Ryosuke Iijima, Shinichi Kimoto, Katsuhisa Tanaka
-
Publication number: 20210183995Abstract: A superjunction silicon carbide semiconductor device includes a silicon carbide semiconductor substrate of a first conductivity type, a first semiconductor layer of the first conductivity type, a parallel pn structure in which epitaxially grown first column regions of the first conductivity type and ion-implanted second column regions of a second conductivity type are disposed to repeatedly alternate with one another, a second semiconductor layer of the second conductivity type, first semiconductor regions of the first conductivity type, trenches, gate electrodes provided in the trenches via gate insulating films, another electrode, and a third semiconductor layer of the first conductivity type. The first column regions have an impurity concentration in a range from 1.1×1016/cm3 to 5.0×1016/cm3.Type: ApplicationFiled: February 26, 2021Publication date: June 17, 2021Applicants: FUJI ELECTRIC CO., LTD., NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGY, KABUSHIKI KAISHA TOSHIBAInventors: Yusuke KOBAYASHI, Manabu TAKEI, Shinya KYOGOKU, Shinsuke HARADA
-
Publication number: 20210083099Abstract: A semiconductor device according to an embodiment includes: a silicon carbide layer having a first plane, a second plane facing the first plane, a first trench, a second trench, an n-type first silicon carbide region, a p-type second silicon carbide region between the first silicon carbide region and the first plane, an n-type third silicon carbide region between the second silicon carbide region and the first plane, and a p-type fourth silicon carbide region between the second trench and the first silicon carbide region; a gate electrode being located in the first trench; a gate insulating layer; a first electrode, a portion of the first electrode being located in the second trench; a second electrode; and an interlayer insulating layer being located between the gate electrode and the first electrode, in which an interface between the first electrode and the interlayer insulating layer is located in the first trench.Type: ApplicationFiled: February 21, 2020Publication date: March 18, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinichi KIMOTO, Katsuhisa TANAKA, Shinya KYOGOKU, Ryosuke IIJIMA
-
Publication number: 20210083101Abstract: A semiconductor device according to an embodiment includes: a SiC layer having a first plane and a second plane facing the first plane, the SiC layer including a first trench on a first plane side, an n-type first SiC region, a p-type second SiC region, an n-type third SiC region located in this order from the second plane to the first plane, a p-type fourth SiC region between the first SiC region and the first trench, a fifth SiC region between the first SiC region and the first plane, and a sixth SiC region between the fourth SiC region and the fifth SiC region, and the sixth SiC region having an n-type impurity concentration higher than an n-type impurity concentration of the first SiC region; a gate electrode in the first trench; a first electrode on the first plane side; and a second electrode on a second plane side.Type: ApplicationFiled: February 21, 2020Publication date: March 18, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinya KYOGOKU, Ryosuke IIJIMA, Shinichi KIMOTO, Katsuhisa TANAKA
-
Publication number: 20210083100Abstract: A semiconductor device according to an embodiment includes: a SiC layer having a first plane, a second plane, a first trench located on a first plane side, an n-type first SiC region, a p-type second SiC region between the first SiC region and the first plane, an n-type third SiC region between the second SiC region and the first plane, and a p-type fourth SiC region between the first SiC region and the first plane, at least a portion of the fourth SiC region located in the second SiC region, the fourth SiC region having a higher p-type impurity concentration than the second SiC region; a gate electrode in the first trench; a first electrode located on the first plane side; and a second electrode located on a second plane side. A depth of the fourth SiC region increases with distance from the first trench.Type: ApplicationFiled: February 21, 2020Publication date: March 18, 2021Applicant: Kabushiki Kaisha ToshibaInventors: Katsuhisa TANAKA, Shinya KYOGOKU, Ryosuke IIJIMA, Shinichi KIMOTO
-
Publication number: 20210043723Abstract: A semiconductor device of an embodiment includes a silicon carbide layer having first and second plane, the silicon carbide layer including trench having a first portion and a second portion, the second portion having a width smaller than the first portion, an n-type first silicon carbide region, a p-type second silicon carbide region between the first silicon carbide region and the first plane, a p-type third silicon carbide region between the second silicon carbide region and the first plane and having a p-type impurity concentration lower than the second silicon carbide region, an n-type fourth silicon carbide region between the third silicon carbide region and the first plane, and an n-type fifth silicon carbide region between the second portion and the second silicon carbide region and having an n-type impurity concentration higher than the first silicon carbide region; and a gate electrode in the trench.Type: ApplicationFiled: February 21, 2020Publication date: February 11, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinya KYOGOKU, Toshiyuki OSHIMA, Ryosuke IIJIMA
-
Publication number: 20210036149Abstract: A semiconductor device of an embodiment includes a silicon carbide layer having a first plane and a second plane and includes a trench located on a first plane side and has a first region and a second region, a first silicon carbide region of an n-type, a second silicon carbide region of a p-type between the first silicon carbide region and the first plane, a third silicon carbide region of the n-type between the second silicon carbide region and the first plane, and a fourth silicon carbide region of the p-type between the second region and the first silicon carbide region; a gate electrode in the first region; a first electrode on the first plane side of the silicon carbide layer, a part of the first electrode is located in the second region and is in contact with the third and the fourth silicon carbide region; and a second electrode.Type: ApplicationFiled: February 24, 2020Publication date: February 4, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinya KYOGOKU, Katsuhisa TANAKA, Ryosuke IIJIMA