Patents by Inventor Shiro Dosho
Shiro Dosho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9178530Abstract: A delta sigma modulator includes a filter circuit including an integrator having an operational amplifier; a first addition circuit provided between an output section of the filter circuit and an input section of a quantizer, and including a first resistive element; and a second addition circuit including at least one of a first feedforward circuit including a second resistive element or a first feedback circuit configured to feed back, as an analog signal, a digital output signal having been quantized by the quantizer, to an input section of the quantizer, wherein at least one of the first addition circuit or the first feedback circuit includes a phase compensator.Type: GrantFiled: December 23, 2013Date of Patent: November 3, 2015Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Yosuke Mitani, Kazuo Matsukawa, Koji Obata, Shiro Dosho
-
Patent number: 9081370Abstract: A time-to-digital converter includes first and second phase distribution circuits and N time-to-digital conversion circuits. The first and second phase distribution circuits each includes a plurality of frequency dividers connected in a tree structure. The first and second phase distribution circuits each divides a signal received by the frequency dividers of root nodes into N signals. The first and second phase distribution circuits each outputs the N signals each having a different phase. The N time-to-digital conversion circuits each converts a phase difference between an i-th signal (where i is an integer from 0 to N?1) that is output from the first phase distribution circuit and another i-th signal that is output from the second phase distribution circuit into a digital value.Type: GrantFiled: August 6, 2014Date of Patent: July 14, 2015Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventor: Shiro Dosho
-
Patent number: 9024793Abstract: An oversampling time-to-digital converter includes an input pulse generation circuit generating two pulse signals, a reference pulse generation circuit generating two pulse signals, a swap circuit swapping two pulse signals, a multiplexer selecting an output of the input pulse generation circuit or the swap circuit, a time-to-current conversion circuit outputting two pulse currents in accordance with an output of the multiplexer, a current mirror circuit whose input and output terminals receive the two pulse currents, an integration circuit integrating a differential current between the pulse current connected to the output terminal of the current mirror circuit and an output current of the current mirror circuit, and a comparison circuit comparing an output signal of the integration circuit to a threshold voltage. An output signal of the comparison circuit is given to the swap circuit as a control signal.Type: GrantFiled: February 4, 2014Date of Patent: May 5, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Shiro Dosho, Masao Takayama
-
Patent number: 8988269Abstract: A time difference adjustment circuit includes two flip-flop circuits, a delay circuit, and a reset circuit. The delay circuit includes first and second transistors of a first polarity and third and fourth transistors of a second polarity, wherein drains of the first and third transistors are coupled to each other, drains of the second and fourth transistors are coupled to each other, the drains of the first and third transistors and a gate of the fourth transistor are coupled to each other, an input signal is coupled to a gate of the first transistor, an output signal is supplied from the drains of the second and fourth transistors, and first and second reset signals are respectively coupled to gates of the second and third transistors.Type: GrantFiled: December 17, 2013Date of Patent: March 24, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventor: Shiro Dosho
-
Patent number: 8981978Abstract: Two resistive elements and a capacitive element are coupled between a first node and each of an inverting input terminal of an operational amplifier, an output terminal of the operational amplifier, and a common node. A resistive element and a capacitive element are coupled between the first node and a signal input terminal. Two capacitive elements and a resistive element are coupled between a second node and each of the inverting input terminal, the output terminal, and the common node. Two capacitive elements are coupled between the second node and each of the signal input terminal, and the common node.Type: GrantFiled: November 5, 2013Date of Patent: March 17, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Shiro Dosho, Kazuo Matsukawa, Yosuke Mitani
-
Patent number: 8976054Abstract: A time-to-digital conversion circuit for converting a time difference between two input signals to a 1-bit digital value, and adjusting the time difference between the two input signals to generate two output signals includes: a phase comparator configured to compare phases of the two input signals with each other to generate the digital value; a phase selector configured to output one of the two input signals which has a leading phase as a first signal, and the other of the two input signals which has a lagging phase as a second signal; and a delay unit configured to output the first signal with a delay, wherein the time-to-digital conversion circuit outputs the signal output from the delay unit and the second signal as the two output signals.Type: GrantFiled: July 15, 2013Date of Patent: March 10, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Shiro Dosho, Masao Takayama, Takuji Miki
-
Patent number: 8963753Abstract: An oversampling A/D converter includes a first filter including a first resistive element, a first capacitive element, a second resistive element, an operational amplifier, and a second capacitive element; a second filter receiving an output of the first filter; a third filter including a third resistive element, a third capacitive element, and a fourth resistive element; a quantizer receiving an output of the third filter and generating a digital signal; and a D/A converter converting the digital signal to an analog current signal. The D/A converter inputs the generated analog current signal to an inverting input terminal of the operational amplifier.Type: GrantFiled: May 20, 2013Date of Patent: February 24, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Shiro Dosho, Kazuo Matsukawa, Masao Takayama, Yosuke Mitani
-
Patent number: 8941526Abstract: A time integrator integrates time axis information represented by a phase difference between two signals. The time integrator includes a pulse generation circuit configured to convert a time difference between edges of two input signals to a difference between pulse widths of two pulse signals, and to output the two pulse signals, a load circuit having load characteristics changed by the two pulse signals, and an oscillation circuit coupled to the load circuit, and having an oscillation frequency changing in accordance with the load characteristics of the load circuit. An output of the oscillation circuit is output as a result of time integration.Type: GrantFiled: July 30, 2014Date of Patent: January 27, 2015Assignee: Panasonic Intellectual Property Management Co. Ltd.Inventors: Shiro Dosho, Masao Takayama, Takuji Miki
-
Patent number: 8937567Abstract: A delta-sigma modulator includes: an integrator having an operational amplifier; a quantizer quantizing an output of the integrator; a first D-A converter converting an output of the quantizer to a current signal to provide negative feedback to the operational amplifier; a feedforward path feeding forward an input of the integrator to the quantizer; and a second D-A converter converting the output of the quantizer to a current signal to provide negative feedback to the quantizer. The integrator includes a resistive element having a first end connected to the input of the integrator and a second end connected to an inverting input of the operational amplifier, n capacitive circuits connected in series between the inverting input and an output of the operational amplifier, and (n?1) resistive elements each having a first end connected to an interconnecting node of the capacitive circuits and a second end connected to a common node.Type: GrantFiled: February 27, 2013Date of Patent: January 20, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Koji Obata, Kazuo Matsukawa, Yosuke Mitani, Shiro Dosho
-
Publication number: 20140347205Abstract: A time-to-digital converter includes first and second phase distribution circuits and N time-to-digital conversion circuits. The first and second phase distribution circuits each includes a plurality of frequency dividers connected in a tree structure. The first and second phase distribution circuits each divides a signal received by the frequency dividers of root nodes into N signals. The first and second phase distribution circuits each outputs the N signals each having a different phase. The N time-to-digital conversion circuits each converts a phase difference between an i-th signal (where i is an integer from 0 to N-1) that is output from the first phase distribution circuit and another i-th signal that is output from the second phase distribution circuit into a digital value.Type: ApplicationFiled: August 6, 2014Publication date: November 27, 2014Inventor: Shiro DOSHO
-
Patent number: 8896477Abstract: An edge detector includes flip-flops receiving phase signals of a ring oscillator, a resetter canceling the reset states of the flip-flops at the edge timing of an input signal, and a logical operator performing a logical operation on output signals of the flip-flops. A phase state detector detects a phase state of the ring oscillator occurring at the edge timing of the input signal based on the output signals of the flip-flops. A time-to-digital converter converts an edge interval between the input signal and an output signal of the logical operator into a digital value. A latch latches a value of a counter counting the number of cycles of an output signal of the ring oscillator, at the edge timing of the input signal. An operator calculates a digital value of a received signal from output signals of the latch, the phase state detector, and the time-to-digital converter.Type: GrantFiled: April 29, 2014Date of Patent: November 25, 2014Assignee: Panasonic CorporationInventors: Shiro Dosho, Masao Takayama
-
Publication number: 20140340250Abstract: A time integrator integrates time axis information represented by a phase difference between two signals. The time integrator includes a pulse generation circuit configured to convert a time difference between edges of two input signals to a difference between pulse widths of two pulse signals, and to output the two pulse signals, a load circuit having load characteristics changed by the two pulse signals, and an oscillation circuit coupled to the load circuit, and having an oscillation frequency changing in accordance with the load characteristics of the load circuit. An output of the oscillation circuit is output as a result of time integration.Type: ApplicationFiled: July 30, 2014Publication date: November 20, 2014Inventors: Shiro DOSHO, Masao TAKAYAMA, Takuji MIKI
-
Patent number: 8890741Abstract: An A/D converter having high accuracy and high throughput irrespective of characteristic variations of analog circuits is provided. The A/D converter includes a voltage-to-time converter configured to synchronize with a sampling clock signal and convert an input analog voltage to a time difference between two signals, and a plurality of time-to-digital converters each configured to convert the time difference between the two signals to a digital value. The plurality of time-to-digital converters operate in an interleaved manner.Type: GrantFiled: February 19, 2013Date of Patent: November 18, 2014Assignee: Panasonic CorporationInventors: Shiro Dosho, Masao Takayama, Takuji Miki
-
Publication number: 20140320329Abstract: An edge detector includes flip-flops receiving phase signals of a ring oscillator, a resetter canceling the reset states of the flip-flops at the edge timing of an input signal, and a logical operator performing a logical operation on output signals of the flip-flops. A phase state detector detects a phase state of the ring oscillator occurring at the edge timing of the input signal based on the output signals of the flip-flops. A time-to-digital converter converts an edge interval between the input signal and an output signal of the logical operator into a digital value. A latch latches a value of a counter counting the number of cycles of an output signal of the ring oscillator, at the edge timing of the input signal. An operator calculates a digital value of a received signal from output signals of the latch, the phase state detector, and the time-to-digital converter.Type: ApplicationFiled: April 29, 2014Publication date: October 30, 2014Applicant: PANASONIC CORPORATIONInventors: Shiro DOSHO, Masao TAKAYAMA
-
Patent number: 8847812Abstract: In a time-to-digital conversion stage, a time-to-digital conversion circuit outputs an n-bit digital signal, which represents an integer value ranging from ?(2n-1?1) to +(2n-1?1), based on a phase difference between a first and a second signals input thereto; a time difference amplifier circuit amplifies the phase difference between the first and the second signals 2n-1 times, and outputs two signals having an amplified phase difference therebetween; a delay adjustment circuit adds a phase difference dependent on the digital signal to the two signals output from the time difference amplifier circuit, and outputs another two signals; an output detection circuit detects that the delay adjustment circuit has output the another two signals, and outputs a detection signal; and a storage circuit latches the digital signal in synchronism with the detection signal. Multi-stage coupling of the time-to-digital conversion stages forms a pipeline time-to-digital converter.Type: GrantFiled: August 20, 2012Date of Patent: September 30, 2014Assignee: Panasonic CorporationInventors: Shiro Dosho, Takuji Miki
-
Patent number: 8823567Abstract: Two T filters, one of which includes two resistive elements and one capacitive element and the other of which includes two capacitive elements and one resistive element, are inserted in a negative-feedback section of an operational amplifier, and a resistive element and a capacitive element are connected between each of intermediate nodes and a signal input terminal. A resistive element and a capacitive element which are connected to each other in parallel are connected between the signal input terminal and an inverting input terminal of the operational amplifier. With this configuration, overall admittances where elements connected to the corresponding intermediate nodes are in parallel connection are equal to each other.Type: GrantFiled: June 27, 2012Date of Patent: September 2, 2014Assignee: Panasonic CorporationInventors: Yosuke Mitani, Kazuo Matsukawa, Masao Takayama, Koji Obata, Shiro Dosho
-
Publication number: 20140152484Abstract: An oversampling time-to-digital converter includes an input pulse generation circuit generating two pulse signals, a reference pulse generation circuit generating two pulse signals, a swap circuit swapping two pulse signals, a multiplexer selecting an output of the input pulse generation circuit or the swap circuit, a time-to-current conversion circuit outputting two pulse currents in accordance with an output of the multiplexer, a current mirror circuit whose input and output terminals receive the two pulse currents, an integration circuit integrating a differential current between the pulse current connected to the output terminal of the current mirror circuit and an output current of the current mirror circuit, and a comparison circuit comparing an output signal of the integration circuit to a threshold voltage. An output signal of the comparison circuit is given to the swap circuit as a control signal.Type: ApplicationFiled: February 4, 2014Publication date: June 5, 2014Applicant: PANASONIC CORPORATIONInventors: Shiro DOSHO, Masao TAKAYAMA
-
Publication number: 20140113575Abstract: A delta sigma modulator includes a filter circuit including an integrator having an operational amplifier; a first addition circuit provided between an output section of the filter circuit and an input section of a quantizer, and including a first resistive element; and a second addition circuit including at least one of a first feedforward circuit including a second resistive element or a first feedback circuit configured to feed back, as an analog signal, a digital output signal having been quantized by the quantizer, to an input section of the quantizer, wherein at least one of the first addition circuit or the first feedback circuit includes a phase compensator.Type: ApplicationFiled: December 23, 2013Publication date: April 24, 2014Applicant: Panasonic CorporationInventors: Yosuke MITANI, Kazuo MATSUKAWA, Koji OBATA, Shiro DOSHO
-
Publication number: 20140104090Abstract: A time difference adjustment circuit includes two flip-flop circuits, a delay circuit, and a reset circuit. The delay circuit includes first and second transistors of a first polarity and third and fourth transistors of a second polarity, wherein drains of the first and third transistors are coupled to each other, drains of the second and fourth transistors are coupled to each other, the drains of the first and third transistors and a gate of the fourth transistor are coupled to each other, an input signal is coupled to a gate of the first transistor, an output signal is supplied from the drains of the second and fourth transistors, and first and second reset signals are respectively coupled to gates of the second and third transistors.Type: ApplicationFiled: December 17, 2013Publication date: April 17, 2014Applicant: PANASONIC CORPORATIONInventor: Shiro DOSHO
-
Patent number: 8674864Abstract: A high order integrator is configured using an operational amplifier, a first filter connected between an input terminal of the integrator and an inverted input terminal of the operational amplifier, and a second filter connected between the inverted input terminal and output terminal of the operational amplifier. The first filter includes n serially-connected first resistance elements, n?1 first capacitance elements each connected between each interconnecting node of the first resistance elements and the ground, and n?1 second resistance elements each connected between each interconnecting node of the first resistance elements and the ground. The second filter includes n serially-connected second capacitance elements, n?1 third resistance elements each connected between each interconnecting node of the second capacitance elements and the ground, and n?1 third capacitance elements each connected between each interconnecting node of the second capacitance elements and the ground.Type: GrantFiled: March 2, 2012Date of Patent: March 18, 2014Assignee: Panasonic CorporationInventor: Shiro Dosho