Patents by Inventor Stillman F. Gates
Stillman F. Gates has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6880033Abstract: A method for configuring channels of a dual channel SCSI chip is provided which includes setting at least one bit in a first configuration space within a first channel control in the dual channel SCSI chip where the first configuration space returns a device identification information when accessed by an operating system. The method also includes setting at least one bit in a second configuration space within a second channel control in the dual channel SCSI chip where the second configuration space returns data indicating that the second configuration space does not contain any device identification information when accessed by the operating system. The first channel control is detected and managed by the operating system, and the second channel control is not detected by the operating system and is managed by a device processor.Type: GrantFiled: April 17, 2002Date of Patent: April 12, 2005Assignee: Adaptec, Inc.Inventors: Fadi A. Mahmoud, Stillman F. Gates, Daniel A. Dawson
-
Patent number: 6516366Abstract: A host adapter integrated circuit that contains data transfer modules has a serial port that uses a single serial port pin to communicate with a slave serial port input-output integrated circuit that interfaces to various resources that are included in a support circuit. The serial port forms a packet from each byte of information to be transferred from a module to the slave device by adding a start bit before the byte, followed by a parity bit at the end of the byte and followed by a stop bit. After transmitting the packet, the serial port waits for an acknowledge packet from the slave serial port input-output integrated circuit, for example for two clock cycles after transmission of the packet. For synchronous operation, a common oscillator drives the clock signal on the slave serial port input-output integrated circuit and host adapter integrated circuit.Type: GrantFiled: May 25, 2000Date of Patent: February 4, 2003Assignee: Adaptec, IncorporatedInventors: Stillman F. Gates, Christopher Burns
-
Patent number: 6449709Abstract: A processor includes a stack that operates as a circular stack and appears to the address space in the memory of the processor as a single point address location. The stack supports read and write data access functions in addition to CALL (push) and RETURN (pop) programming operations. The processor may be programmed to save the stack in a typical manner with one instruction atomically transferring each element in the stack directly from the stack to a save storage. To restore the stack, the processor may be programmed to individually restore each element. The processor supports a special MOV instruction that transfers a plurality of bytes in a single operation. The special MOV instruction has one argument that identifies the beginning transfer source address, another argument defines the byte count indicating the number of bytes to be transferred, and a beginning transfer destination address.Type: GrantFiled: May 27, 1999Date of Patent: September 10, 2002Assignee: Adaptec, Inc.Inventor: Stillman F. Gates
-
Patent number: 6393576Abstract: A host adapter integrated circuit that contains data transfer modules has a serial port that uses a single serial port pin to communicate with a slave serial port input-output integrated circuit that interfaces to various resources that are included in a support circuit. The serial port forms a packet from each byte of information to be transferred from a module to the slave device by adding a start bit before the byte, followed by a parity bit at the end of the byte and followed by a stop bit. After transmitting the packet, the serial port waits for an acknowledge packet from the slave serial port input-output integrated circuit, for example for two clock cycles after transmission of the packet. For synchronous operation, a common oscillator drives the clock signal on the slave serial port input-output integrated circuit and host adapter integrated circuit.Type: GrantFiled: September 29, 1997Date of Patent: May 21, 2002Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Christopher Burns
-
Patent number: 6381688Abstract: A host adapter integrated circuit that contains data transfer modules has a serial port that uses a single serial port pin to communicate with a slave serial port input-output integrated circuit that interfaces to various resources that are included in a support circuit. The serial port forms a packet from each byte of information to be transferred from a module to the slave device by adding a start bit before the byte, followed by a parity bit at the end of the byte and followed by a stop bit. After transmitting the packet, the serial port waits for an acknowledge packet from the slave serial port input-output integrated circuit, for example for two clock cycles after transmission of the packet. For synchronous operation, a common oscillator drives the clock signal on the slave serial port input-output integrated circuit and host adapter integrated circuit.Type: GrantFiled: May 25, 2000Date of Patent: April 30, 2002Assignee: Adaptec, IncorporatedInventors: Stillman F. Gates, Christopher Burns
-
Patent number: 6311303Abstract: An integrated circuit includes a monitor port, several circuit modules, and a selection circuit that selects which of the circuit modules drives internal signal through the monitor port. A debugging process can observe the internal signals at the monitor port to identify problems in the integrated circuit. In one embodiment, the selection circuit includes a trace bus that runs serially from the monitor port to each circuit module. Each module has tri-state buffers that connect the module to the trace bus. Alternatively, the selection circuit includes a multiplexer with input ports coupled to the modules. A trace select register controls which module drives the monitor port, and control registers or the current operation of each module select which set of internal signals the module applies to the tri-state buffers. Any of large number of internal signals can be selected and observed by programming the trace select register and the configuration registers for the modules.Type: GrantFiled: June 2, 1998Date of Patent: October 30, 2001Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Uday N. Devanagundy
-
Patent number: 6279051Abstract: A host adapter has receive and transmit data paths, each of which includes a buffer (formed of storage elements) for temporarily holding the data being transferred by the host adapter. The host adapter uses each of the two buffers for storing only the data being transferred in the respective direction, each independent of the other, for full-duplex data transfer therethrough. To permit parallel flow-through operation, each of the two buffers is organized into a number of fixed-sized pages that are accessible via the peripheral bus only one page at a time. To maximize bandwidth and minimize latency, during operation in any given direction of data transfer (e.g. from the computer bus to the peripheral bus or vice versa) the host adapter uses at least two pages in a data path simultaneously: one for receipt and another for transmission.Type: GrantFiled: March 20, 2000Date of Patent: August 21, 2001Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Salil Suri
-
Patent number: 6240482Abstract: A memory architecture for a circuit such as a host adapter provides sections of memory used for different types of information and programmable sizes for the sections. Thus, the circuit can adapt memory configurations for different applications. Each section is divided into pages, and for each section, the circuit has a range of internal addresses that map to a current page in the section. Additionally, the circuit has several operating modes and several register sets. Each mode has a set of functions that the circuit performs and a register set that the circuit can access while operating in the mode. Currently accessible pages in the memory are selected according to the operating mode. In particular, the register sets include registers for pointers that identify pages currently accessible. When the circuit switches modes, the accessible register set changes, and changing the register set changes the pointers and which pages are accessible.Type: GrantFiled: June 2, 1998Date of Patent: May 29, 2001Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Uday N. Devanagundy
-
Patent number: 6202117Abstract: A host adapter integrated circuit has a dedicated circuit which detects an attempted access of a digital resource (for example, SCSI bus interface circuitry) from a system bus (for example, a PCI bus) and automatically generates a pause request signal to stop instruction execution of a sequencer of the host adapter integrated circuit. The sequencer stops executing instructions, the sequencer is decoupled from the digital resource, and the digital resource is coupled to the system bus. With the digital resource coupled to the system bus, the system bus access of the digital resource is completed. In some embodiments, a pause acknowledge signal is generated by bus transfer logic of the sequencer to indicate that the digital resource can be accessed from the system bus. This pause acknowledge signal is used to generate a ready signal onto the system bus.Type: GrantFiled: April 29, 1999Date of Patent: March 13, 2001Assignee: Adaptec, Inc.Inventor: Stillman F. Gates
-
Patent number: 6202105Abstract: A host adapter has receive and transmit data paths, each of which includes a buffer (formed of storage elements) for temporarily holding the data being transferred by the host adapter. The host adapter uses each of the two buffers for storing only the data being transferred in the respective direction, each independent of the other, for full-duplex data transfer therethrough. To maximize bandwidth and minimize latency, during operation in any given direction of data transfer (e.g. from the computer bus to the peripheral bus or vice versa) the host adapter uses at least two memory portions in a data path simultaneously: one for receipt and another for transmission. Specifically, each data path uses a memory portion to hold data that is currently being received, while using another memory portion containing data that was previously received for simultaneous transmission from the host adapter. Each of the data paths transfers data in a continuous manner irrespective of the context (e.g.Type: GrantFiled: June 2, 1998Date of Patent: March 13, 2001Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Salil Suri
-
Patent number: 6148384Abstract: An integrated circuit such as a host adapter for connection to a system bus of a host computer includes a memory interface for a local memory including a serial memory such as an SEEPROM. The memory interface is capable of unsupervised multi-bit transfers between the serial memory and a data register in the memory interface. The host computer to access the serial memory starts the memory interface on a multi-bit access (i.e., read, write, or erase), checks a busy bit in the memory interface to determine when the access is complete, and accesses the data register. Thus, the host computer is decoupled from bit-by-bit management of transfers, and the integrated circuit or a bus device incorporating the integrated circuit requires less software overhead for use of serial memory. The memory interface further includes protection circuitry that prevents writing or erasing of a portion of the memory that a flag designates as protected.Type: GrantFiled: June 2, 1998Date of Patent: November 14, 2000Assignee: Adaptec, Inc.Inventors: Uday N. Devanagundy, Taikhim Tan, Stillman F. Gates
-
Patent number: 6085278Abstract: To facilitate access of interrupt status information, interrupt posting status. POST.sub.-- STAT registers are readable by a host driver routine to quickly supply information relating to a functional block which has given rise to an interrupt status condition. The interrupt posting status POST.sub.-- STAT registers contain a summary of interrupt status information. The host driver may then read the interrupt posting status POST.sub.-- STAT register corresponding to the functional block to further investigate the cause of the interrupt status. System memory includes a mirror storage of the interrupt posting status POST.sub.-- STAT registers that is transferred to the mirror storage by a direct memory access (DMA) operation. Values in the system mirror storage are updated automatically when a change occurs in a value within the interrupt posting status POST.sub.-- STAT registers. A host system software driver accesses the interrupt posting status POST.sub.Type: GrantFiled: June 2, 1998Date of Patent: July 4, 2000Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Jamileh Davoudi
-
Patent number: 6070200Abstract: A host adapter has receive and transmit data paths, each of which includes a buffer (formed of storage elements) for temporarily holding the data being transferred by the host adapter. The host adapter uses each of the two buffers for storing only the data being transferred in the respective direction, each independent of the other, for full-duplex data transfer therethrough. To permit parallel flow-through operation, each of the two buffers is organized into a number of fixed-sized pages that are accessible via the peripheral bus only one page at a time. To maximize bandwidth and minimize latency, during operation in any given direction of data transfer (e.g. from the computer bus to the peripheral bus or vice versa) the host adapter uses at least two pages in a data path simultaneously: one for receipt and another for transmission.Type: GrantFiled: June 2, 1998Date of Patent: May 30, 2000Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Salil Suri
-
Patent number: 6049894Abstract: In order to test a parallel digital bus, an integrated circuit adapted for coupling to the bus has a bus error generation circuit which generates and/or simulates bus error conditions on the bus. During test, an error command is loaded into a command register of the bus error generation circuit via the bus. The bus error generation circuit then decodes the command, and either: 1) generates an error condition on the bus during a subsequent bus cycle, or 2) simulates an error condition on the bus during a subsequent bus cycle. A status configuration register in the integrated circuit and status configuration registers in other devices on the bus are then read to determine whether the integrated circuit and other devices properly detected and/or handled the generated or simulated error. By providing a bus error generation circuit in the integrated circuits coupled to a bus inside a personal computer, built-in test of the personal computer is facilitated.Type: GrantFiled: February 22, 1999Date of Patent: April 11, 2000Assignee: Adaptec, Inc.Inventor: Stillman F. Gates
-
Patent number: 6002737Abstract: A circuit such as a host adapter includes a timer capable of detecting time-outs for multiple pending commands. The timer includes a single free-running counter, a first storage for start counts, a second storage for time-out values, a subtractor, and a comparator. The start counts are counts from the counter that are saved when issuing an associated command. The time-out values indicate the lengths of different types of time-out periods. To check whether a command timed out, a start count associated with the command is selected from the first storage, and the subtractor determines a difference between a current count in the counter and the selected start count. The difference is then compared to a time-out value that is selected from the second storage according to the type of time-out. The command timed out if the difference is greater than the selected time-out value.Type: GrantFiled: June 2, 1998Date of Patent: December 14, 1999Assignee: Adaptec, Inc.Inventors: Uday N. Devanagundy, Stillman F. Gates
-
Patent number: 5978934Abstract: In order to test a parallel digital bus, an integrated circuit adapted for coupling to the bus has a bus error generation circuit which generates and/or simulates bus error conditions on the bus. During test, an error command is loaded into a command register of the bus error generation circuit via the bus. The bus error generation circuit then decodes the command, and either: 1) generates an error condition on the bus during a subsequent bus cycle, or 2) simulates an error condition on the bus during a subsequent bus cycle. A status configuration register in the integrated circuit and status configuration registers in other devices on the bus are then read to determine whether the integrated circuit and other devices properly detected and/or handled the generated or simulated error. By providing a bus error generation circuit in the integrated circuits coupled to a bus inside a personal computer, built-in test of the personal computer is facilitated.Type: GrantFiled: February 7, 1997Date of Patent: November 2, 1999Assignee: Adaptec, Inc.Inventor: Stillman F. Gates
-
Patent number: 5978863Abstract: A host adapter for transferring data between a system bus and an input/output (I/O) bus is implemented as an integrated circuit having a data transfer circuit and a status indicator circuit. The status indicator circuit selectively supplies one of a number of status signals from the data transfer circuit as a signal on a status indicator terminal of the host adapter. Therefore, a light emitting diode connected to the status indicator terminal indicates in real time the status of data transfer, such as usage of the system bus, or I/O bus, or execution time of one or more instructions by the host adapter.Type: GrantFiled: June 9, 1997Date of Patent: November 2, 1999Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Charles S. Fannin
-
Patent number: 5960180Abstract: A host adapter integrated circuit has a dedicated circuit which detects an attempted access of a digital resource (for example, SCSI bus interface circuitry) from a system bus (for example, a PCI bus) and automatically generates a pause request signal to stop instruction execution of a sequencer of the host adapter integrated circuit. The sequencer stops executing instructions, the sequencer is decoupled from the digital resource, and the digital resource is coupled to the system bus. With the digital resource coupled to the system bus, the system bus access of the digital resource is completed. In some embodiments, a pause acknowledge signal is generated by bus transfer logic of the sequencer to indicate that the digital resource can be accessed from the system bus. This pause acknowledge signal is used to generate a ready signal onto the system bus.Type: GrantFiled: June 5, 1997Date of Patent: September 28, 1999Assignee: Adaptec, Inc.Inventor: Stillman F. Gates
-
Serial port having only a single terminal for information transfer to and from an integrated circuit
Patent number: 5920708Abstract: A host adapter integrated circuit that contains data transfer modules has a serial port that uses a single serial port pin to communicate with a slave serial port input-output integrated circuit that interfaces to various resources that are included in a support circuit. The serial port forms a packet from each byte of information to be transferred from a module to the slave device by adding a start bit before the byte, followed by a parity bit at the end of the byte and followed by a stop bit. After transmitting the packet, the serial port waits for an acknowledge packet from the slave serial port input-output integrated circuit, for example for two clock cycles after transmission of the packet. For synchronous operation, a common oscillator drives the clock signal on the slave serial port input-output integrated circuit and host adapter integrated circuit.Type: GrantFiled: January 26, 1996Date of Patent: July 6, 1999Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Christopher Burns -
Patent number: 5881281Abstract: Configuration data indicative of interface requirements for interfacing to a host adapter card are automatically serially loaded on reset from an external device on the card into a host adapter integrated circuit on the card. A driver program can then read the configuration data from the host adapter integrated circuit and thereby determine how to interface with the host adapter card.Type: GrantFiled: October 21, 1997Date of Patent: March 9, 1999Assignee: Adaptec, Inc.Inventors: Stillman F. Gates, Paresh M. Borkar