Patents by Inventor Takahiro Takimoto
Takahiro Takimoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12032467Abstract: A monitoring system includes storage, and one or more processors. The storage stores at least one of first output data that is obtained from a learning model, or first statistical information that is obtained from the first output data. The processors calculate a degree of abnormality indicating a degree of change in statistical information of second output data with respect to the first statistical information, or a degree of change in the statistical information of the second output data with respect to second statistical information. The processors determine whether or not there is occurrence of an abnormality in the learning model, on the basis of the degree of abnormality. The processors output information indicating occurrence of the abnormality, in a case where occurrence of the abnormality is determined.Type: GrantFiled: August 16, 2019Date of Patent: July 9, 2024Assignees: Kabushiki Kaisha Toshiba, Kioxia CorporationInventors: Mitsuhiro Kimura, Takahiro Takimoto, Akira Sugimoto, Kosuke Haruki, Masahiro Ozawa
-
Publication number: 20240037448Abstract: According to one embodiment, an additional training apparatus includes processing circuitry. The processing circuitry stores, in a memory, a plurality of pieces of existing training data in which existing data is input data and a classification of defects according to the existing data is output data, and cluster data representing clusters to which the respective pieces of existing training data belong. The processing circuitry extracts a plurality of pieces of first existing training data from the pieces of existing training data in accordance with a size of each of the clusters. The processing circuitry acquires a plurality of pieces of new training data in which new data is input data and a classification of defects according to the new data is output data.Type: ApplicationFiled: February 15, 2023Publication date: February 1, 2024Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Rei SAKURAGI, Akira SUGIMOTO, Takahiro TAKIMOTO, Tsukasa IKE
-
Patent number: 11862671Abstract: A semiconductor device includes a semiconductor substrate of a first conductivity type, a body region of the first conductivity type, a source region of a second conductivity type, a drain region of the second conductivity type, a gate electrode, a drift region of the second conductivity type, an implanted oxide layer, and a semiconductor region of the first conductivity type. The semiconductor region is formed to extend in a direction along the top face of the semiconductor substrate. A first distance and a second distance are set so that an intensity of 0.35 MV/cm or less is observed in an electric field of a first region including the end portion of the drift region and in an electric field of a second region between the end of the semiconductor region and the drain region.Type: GrantFiled: August 18, 2022Date of Patent: January 2, 2024Assignee: Sharp Fukuyama Laser Co., Ltd.Inventors: Haruki Abe, Ryu Kaihara, Takahiro Takimoto
-
Patent number: 11651268Abstract: According to one embodiment, a model update support system supports an update of a first model trained using a training data group. The training data group includes a plurality of labeled data and includes a plurality of labels respectively labeling the plurality of labeled data. The system includes a processor. The processor is configured to output first information or second information based on a classification certainty and a plurality of similarities. The classification certainty is calculated using the first model and indicates a sureness of a classification of first data. The plurality of similarities respectively indicates likenesses between the first data and the plurality of labeled data. The first information indicates that the training of the first model is insufficient. The second information indicates that one of the plurality of labels is inappropriate.Type: GrantFiled: February 27, 2019Date of Patent: May 16, 2023Assignee: Kabushiki Kaisha ToshibaInventor: Takahiro Takimoto
-
Publication number: 20230105658Abstract: An OOD data detection apparatus includes: an obtainment unit that obtains monitoring target data; an intermediate output calculation unit that calculates an intermediate output by applying a trained model to the monitoring target data; a projected-component calculation unit that calculates a projected component of the intermediate output to a parameter constituting the trained model; and a discrimination unit that discriminates as to whether the monitoring target data is OOD data based on the projected component.Type: ApplicationFiled: September 13, 2022Publication date: April 6, 2023Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuki UEMATSU, Kosuke HARUKI, Mitsuhiro KIMURA, Hideyuki NAKAGAWA, Takahiro TAKIMOTO
-
Publication number: 20230091522Abstract: A semiconductor device includes a semiconductor substrate of a first conductivity type, a body region of the first conductivity type, a source region of a second conductivity type, a drain region of the second conductivity type, a gate electrode, a drift region of the second conductivity type, an implanted oxide layer, and a semiconductor region of the first conductivity type. The semiconductor region is formed to extend in a direction along the top face of the semiconductor substrate. A first distance and a second distance are set so that an intensity of 0.35 MV/cm or less is observed in an electric field of a first region including the end portion of the drift region and in an electric field of a second region between the end of the semiconductor region and the drain region.Type: ApplicationFiled: August 18, 2022Publication date: March 23, 2023Inventors: HARUKI ABE, RYU KAIHARA, Takahiro TAKIMOTO
-
Publication number: 20220083590Abstract: According to one embodiment, system includes a determination unit, a first storage, a second storage, a search unit and a display. The determination unit determines a feature quantity of the process-targeted manufacturing data. The first storage stores cause-unidentified manufacturing data. The second storage stores cause-identified manufacturing data. The search unit searches, based on the feature quantity of the process-targeted manufacturing data, the first storage and the second storage for the cause-unidentified manufacturing data and the cause-identified manufacturing data that have a feature quantity similar to that of the process-targeted manufacturing data. The display displays the search result.Type: ApplicationFiled: February 26, 2021Publication date: March 17, 2022Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takahiro TAKIMOTO, Kouta NAKATA, Kazunori IMOTO, Ayana YAMAMOTO, Shun HIRAO
-
Patent number: 11131254Abstract: Provided is a marine engine, including: a piston; and a compression ratio controller configured to execute lowering processing of moving a top dead center position of the piston toward a bottom dead center side when an engine rotation speed falls within a resonance occurrence range set in advance. A geometrical compression ratio is reduced, and a resonance stress caused by a torsional vibration in a rotary system can thus be suppressed while suppressing a decrease in thermal efficiency compared with a case in which retarding control is applied to a fuel injection timing or a closing timing of an exhaust valve.Type: GrantFiled: June 5, 2020Date of Patent: September 28, 2021Assignee: IHI CORPORATIONInventors: Yutaka Masuda, Yoshiyuki Umemoto, Toshihiko Shimizu, Takahiro Takimoto
-
Patent number: 11081612Abstract: An avalanche photodiode includes: a first semiconductor layer of a first conductivity type formed on a substrate of the first conductivity type; a second semiconductor layer of a second conductivity type formed under the first semiconductor layer; a third semiconductor layer of the first conductivity type formed in a shallow portion of the first semiconductor layer on the substrate, the third semiconductor layer having a higher concentration than an impurity concentration of the first semiconductor layer; a fourth semiconductor layer of the first conductivity type formed in a region in the first semiconductor layer immediately below the third semiconductor layer; a first contact electrically connected to the first semiconductor layer; and a second contact electrically connected to the second semiconductor layer. An impurity concentration of the fourth semiconductor layer is higher than that of the first semiconductor layer and is lower than that of the third semiconductor layer.Type: GrantFiled: June 23, 2016Date of Patent: August 3, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Kazuhiro Natsuaki, Takahiro Takimoto, Masayo Uchida
-
Patent number: 11053865Abstract: A compression ratio control device includes a compression ratio controller configured to control a compression ratio of a combustion chamber so that the maximum combustion pressure approaches a combustion pressure upper limit value (cylinder-internal-pressure upper limit value) based on a detection signal of a detector at least when an engine load is equal to or less than a predetermined load (engine full load).Type: GrantFiled: September 15, 2020Date of Patent: July 6, 2021Assignee: IHI CORPORATIONInventors: Yutaka Masuda, Yoshiyuki Umemoto, Takahiro Takimoto, Jun Teramoto, Kazuki Yotsui, Keitoku Iguchi
-
Publication number: 20200408158Abstract: A compression ratio control device includes a compression ratio controller configured to control a compression ratio of a combustion chamber so that the maximum combustion pressure approaches a combustion pressure upper limit value (cylinder-internal-pressure upper limit value) based on a detection signal of a detector at least when an engine load is equal to or less than a predetermined load (engine full load).Type: ApplicationFiled: September 15, 2020Publication date: December 31, 2020Applicant: IHI CorporationInventors: Yutaka MASUDA, Yoshiyuki UMEMOTO, Takahiro TAKIMOTO, Jun TERAMOTO, Kazuki YOTSUI, Keitoku IGUCHI
-
Patent number: 10847668Abstract: An avalanche photodiode includes a first-conductivity-type semiconductor layer; a first second-conductivity-type semiconductor layer; a second second-conductivity-type semiconductor layer; a third second-conductivity-type semiconductor layer; a fourth second-conductivity-type semiconductor layer; a fifth second-conductivity-type semiconductor layer. The first-conductivity-type semiconductor layer and the second second-conductivity-type semiconductor layer form an avalanche junction. The first and third second-conductivity-type semiconductor layers are electrically connected together via the fourth second-conductivity-type semiconductor layer such that the semiconductor substrate and the first-conductivity-type semiconductor layer are electrically isolated from each other.Type: GrantFiled: June 12, 2017Date of Patent: November 24, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Takahiro Takimoto, Kazuhiro Natsuaki, Masayo Uchida
-
Publication number: 20200300183Abstract: Provided is a marine engine, including: a piston; and a compression ratio controller configured to execute lowering processing of moving a top dead center position of the piston toward a bottom dead center side when an engine rotation speed falls within a resonance occurrence range set in advance. A geometrical compression ratio is reduced, and a resonance stress caused by a torsional vibration in a rotary system can thus be suppressed while suppressing a decrease in thermal efficiency compared with a case in which retarding control is applied to a fuel injection timing or a closing timing of an exhaust valve.Type: ApplicationFiled: June 5, 2020Publication date: September 24, 2020Applicant: IHI CORPORATIONInventors: Yutaka MASUDA, Yoshiyuki Umemoto, Toshihiko Shimizu, Takahiro Takimoto
-
Publication number: 20200259038Abstract: An avalanche photodiode includes: a first semiconductor layer of a first conductivity type formed on a substrate of the first conductivity type; a second semiconductor layer of a second conductivity type formed under the first semiconductor layer; a third semiconductor layer of the first conductivity type formed in a shallow portion of the first semiconductor layer on the substrate, the third semiconductor layer having a higher concentration than an impurity concentration of the first semiconductor layer; a fourth semiconductor layer of the first conductivity type formed in a region in the first semiconductor layer immediately below the third semiconductor layer; a first contact electrically connected to the first semiconductor layer; and a second contact electrically connected to the second semiconductor layer. An impurity concentration of the fourth semiconductor layer is higher than that of the first semiconductor layer and is lower than that of the third semiconductor layer.Type: ApplicationFiled: June 23, 2016Publication date: August 13, 2020Applicants: SHARP KABUSHIKI KAISHA, SHARP KABUSHIKI KAISHAInventors: KAZUHIRO NATSUAKI, TAKAHIRO TAKIMOTO, MASAYO UCHIDA
-
Publication number: 20200226048Abstract: A monitoring system includes storage, and one or more processors. The storage stores at least one of first output data that is obtained from a learning model, or first statistical information that is obtained from the first output data. The processors calculate a degree of abnormality indicating a degree of change in statistical information of second output data with respect to the first statistical information, or a degree of change in the statistical information of the second output data with respect to second statistical information. The processors determine whether or not there is occurrence of an abnormality in the learning model, on the basis of the degree of abnormality. The processors output information indicating occurrence of the abnormality, in a case where occurrence of the abnormality is determined.Type: ApplicationFiled: August 16, 2019Publication date: July 16, 2020Applicants: Kabushiki Kaisha Toshiba, Toshiba Memory CorporationInventors: Mitsuhiro KIMURA, Takahiro Takimoto, Akira Sugimoto, Kosuke Haruki, Masahiro Ozawa
-
Patent number: 10707369Abstract: An avalanche photodiode according to the present invention includes, inside a substrate semiconductor layer having a first conductivity type and a uniform impurity concentration, a first semiconductor layer having the first conductivity type, a second semiconductor layer having a second conductivity type, a third semiconductor layer having the second conductivity type, a fourth semiconductor layer having the second conductivity type, a fifth semiconductor layer having the first conductivity type and formed at a position away from the third semiconductor layer in a lateral direction, a sixth semiconductor layer having the second conductivity type, a first contact, and a second contact. The first semiconductor layer is positioned just under the second semiconductor layer and the fifth semiconductor layer in contact therewith. An avalanche phenomenon is caused at a junction between the first semiconductor layer and the second semiconductor layer.Type: GrantFiled: September 26, 2017Date of Patent: July 7, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Kazuhiro Natsuaki, Takahiro Takimoto, Masayo Uchida
-
Publication number: 20200089949Abstract: According to one embodiment, a model update support system supports an update of a first model trained using a training data group. The training data group includes a plurality of labeled data and includes a plurality of labels respectively labeling the plurality of labeled data. The system includes a processor. The processor is configured to output first information or second information based on a classification certainty and a plurality of similarities. The classification certainty is calculated using the first model and indicates a sureness of a classification of first data. The plurality of similarities respectively indicates likenesses between the first data and the plurality of labeled data. The first information indicates that the training of the first model is insufficient. The second information indicates that one of the plurality of labels is inappropriate.Type: ApplicationFiled: February 27, 2019Publication date: March 19, 2020Inventor: Takahiro Takimoto
-
Publication number: 20200065581Abstract: The image processing method includes a luminance value information obtaining step of obtaining effective radiance values from a subject, and an image generating step of generating a picture image as a set of unit regions each of which has a luminance value obtained by at least partially removing a regular reflection light component on a surface of the subject from the effective radiance values.Type: ApplicationFiled: October 30, 2019Publication date: February 27, 2020Inventors: Suguru KAWABATA, Takashi NAKANO, Kazuhiro NATSUAKI, Takahiro TAKIMOTO, Shinobu YAMAZAKI, Daisuke HONDA, Yukio TAMAI
-
Patent number: 10566489Abstract: A photosensor includes a light emitting element that radiates light onto an object to be detected and a light receiving element that has a light-receiving surface for receiving light radiated from the light emitting element. An incident light regulation portion covering the light-receiving surface is provided on a path along which the light radiated from the light emitting element directed toward the light-receiving surface, and the incident light regulation portion transmits light having an incident angle less than a predetermined value and blocks light having the incident angle greater than or equal to the predetermined value among light incident on the light receiving element.Type: GrantFiled: May 26, 2017Date of Patent: February 18, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Kazuhiro Natsuaki, Takahiro Takimoto, Masayo Uchida
-
Publication number: 20200028019Abstract: An avalanche photodiode includes a first-conductivity-type semiconductor layer formed within a first-conductivity-type semiconductor substrate; a first second-conductivity-type semiconductor layer formed so as to surround, in plan view for the substrate, with a gap width, the first-conductivity-type semiconductor layer; a second second-conductivity-type semiconductor layer formed deeper than the first-conductivity-type semiconductor layer and in contact with the bottom portion of the first-conductivity-type semiconductor layer; and a third second-conductivity-type semiconductor layer formed deeper than the second second-conductivity-type semiconductor layer and in contact with the bottom portion of the second second-conductivity-type semiconductor layer; and a fourth second-conductivity-type semiconductor layer formed between the first second-conductivity-type semiconductor layer and the third second-conductivity-type semiconductor layer so as to be in contact with at least a portion of a bottom portion ofType: ApplicationFiled: June 12, 2017Publication date: January 23, 2020Inventors: TAKAHIRO TAKIMOTO, KAZUHIRO NATSUAKI, MASAYO UCHIDA