Patents by Inventor Tamzidul Hoque

Tamzidul Hoque has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20210319101
    Abstract: The present disclosure describes systems, apparatuses, and methods for obfuscation-based intellectual property (IP) watermark labeling. One such method comprises identifying, by one or more computing processors, a specific net within an integrated circuit design that is likely to be used in a malicious attack; and adding additional nets to the integrated circuit design that add additional logic states to a finite state machine present in the integrated circuit design. The additional logic states comprise watermarking states for performing authentication of the integrated circuit design, in which a watermark digest can be captured upon application of secret key inputs to the additional nets. Other methods, systems, and apparatuses are also presented.
    Type: Application
    Filed: April 7, 2021
    Publication date: October 14, 2021
    Inventors: Swarup Bhunia, Tamzidul Hoque, Abhishek Anil Nair, Patanjali Sristi Lakshmiprasanna Sriramakumara
  • Publication number: 20210225039
    Abstract: A joint compression and encryption system is configured to retrieve, from a local memory or image capture device, an image file including a first plurality of segments. The system is further configured to identify, for one or more segment of the first plurality of segments, a matching segment in a local segmentation repository. The system is further configured to compress remaining segments of the first plurality of segments for which no matching segment was identified into a compressed remaining segment set. The system is further configured to transmit, via an unsecure communication channel and to a second computing entity, the identifications of the matching segments, and the compressed remaining segment set. The system is further configured to, prior to retrieving the image file, perform a handshake or calibration process. The system is further configured to encrypt the matching segments using a key into an encrypted segment set and transmit the key to the second computing entity.
    Type: Application
    Filed: January 21, 2021
    Publication date: July 22, 2021
    Inventors: Swarup Bhunia, Prabuddha Chakraborty, Jonathan William Cruz, Tamzidul Hoque, Toan Trung Nguyen
  • Publication number: 20210097220
    Abstract: Embodiments of the present disclosure provide methods, apparatus, and computer program products for generating an insertion netlist for a target circuit configured for inserting a malicious design alteration into the circuit based on a design identifying reference trigger nets. Features are extracted for each net identified in a netlist for the circuit. A set of reference trigger features is generated for each of the reference trigger nets. A net is selected from the netlist for each set of reference trigger features based on a similarity between the features of the net and the set of reference trigger features. The insertion netlist is generated that includes the circuit with the malicious design alteration inserted at each of the selected nets.
    Type: Application
    Filed: September 29, 2020
    Publication date: April 1, 2021
    Inventors: Swarup Bhunia, Prabuddha Chakraborty, Abhiskek A. Nair, Tamzidul Hoque, Jonathan W. Cruz, Naren Masna, Pravin Gaikwad
  • Publication number: 20190305927
    Abstract: A technique to generate node locked bitstreams for FPGAs to simultaneously protect against malicious reconfiguration as well as FPGA IP piracy is provided. According to some aspects, modifications in FPGA architecture along with an associated mapping flow enable authenticating and programming a device in a way that maintains FPGA security while requiring low overhead. The technique is more robust against side channel and destructive reverse-engineering attacks in comparison with key-based encryption methods, and has less area, power, and latency overhead. The node locked bitstream approach is attractive in many existing and emerging applications including IoTs, which may require field upgrade of FPGA.
    Type: Application
    Filed: March 17, 2017
    Publication date: October 3, 2019
    Inventors: Swarup Bhunia, Robert A. Karam, Tamzidul Hoque