Patents by Inventor Thomas Basil Smith, III
Thomas Basil Smith, III has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8949569Abstract: A method for facilitating direct memory access in a computing system in response to a request to transfer data is provided. The method comprises selecting a thread for transferring the data, wherein the thread executes on a processing core within the computing system; providing the thread with the request, wherein the request comprises information for carrying out a data transfer; and transferring the data according to the request. The method may further comprise: coordinating the request with a memory management unit, such that virtual addresses may be used to transfer data; invalidating a cache line associated with the source address or flushing a cache line associated with the destination address, if requested. Multiple threads can be selected to transfer data based on their proximity to the destination address.Type: GrantFiled: April 30, 2008Date of Patent: February 3, 2015Assignee: International Business Machines CorporationInventors: Alan Frederic Benner, Shmuel Ben-Yehuda, Zorik Machulsky, Julian Satran, Leah Shalev, Ilan Shimony, Thomas Basil Smith, III
-
Patent number: 8650406Abstract: A computer-implemented system and method for protecting a memory are provided. The system includes a memory section with privileged and non-privileged sections, a host gateway (HG) to generate a capability credential, a device controller (DC) to append the credential to data transmitted to the memory, and at least one IO device enabled to do direct memory access (DMA) transactions with the memory.Type: GrantFiled: February 27, 2012Date of Patent: February 11, 2014Assignee: International Business Machines CorporationInventors: Michael Backes, Shmuel S Ben-Yehuda, Jan Leonhard Camenisch, Ton Engbersen, Zorik Machulsky, Julian Satran, Leah Shalev, Ilan Shimony, Thomas Basil Smith, III, Michael Waidner
-
Publication number: 20120159610Abstract: A computer-implemented system and method for protecting a memory are provided. The system includes a memory section with privileged and non-privileged sections, a host gateway (HG) to generate a capability credential, a device controller (DC) to append the credential to data transmitted to the memory, and at least one IO device enabled to do direct memory access (DMA) transactions with the memory.Type: ApplicationFiled: February 27, 2012Publication date: June 21, 2012Applicant: International Business Machine CorporationInventors: Michael Backes, Shmuel Ben-Yehuda, Jan Leonhard Camenisch, Ton Engbersen, Zorik Machulsky, Julian Satran, Leah Shalev, Ilan Shimony, Thomas Basil Smith, III, Michael Waidner
-
Patent number: 7925801Abstract: A method and system for protection and security of IO devices using credential are provided. The system may include at least one consumer arranged to initiate IO requests from the IO device, and the IO requests may include IO capability allocation and additional parameters. The system may also include an IO resource manager (IORM) arranged to translate the IO capability allocation and additional parameters included in said IO request to a set of capability tokens for the consumer or for a group of consumers, to generate a global key to protect the capability tokens, and further arranged to manage the IO device. The system may further include a channel component arranged to transfer and receive the IO request to and from the IO device.Type: GrantFiled: January 17, 2006Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Ton Engbersen, Zorik Machulsky, Julian Satran, Leah Shalev, Ilan Shimony, Thomas Basil Smith, III
-
Publication number: 20100242108Abstract: A computer-implemented system and method for protecting a memory are provided. The system includes a memory section with privileged and non-privileged sections, a host gateway (HG) to generate a capability credential, a device controller (DC) to append the credential to data transmitted to the memory, and at least one IO device enabled to do direct memory access (DMA) transactions with the memory.Type: ApplicationFiled: June 3, 2010Publication date: September 23, 2010Applicant: International Business Machines CorporationInventors: Michael Backes, Shmuel Ben-Yehuda, Jan Leonhard Camenisch, Ton Engbersen, Zorik Machulsky, Julian Satran, Leah Shalev, Ilan Shimony, Thomas Basil Smith, III, Michael Waidner
-
Patent number: 7757280Abstract: A computer-implemented method for protecting a memory is provided. The method includes responsive to a direct memory access (DMA) request received from a consumer for a transaction of data from an IO device to the memory, the request including an IO command and a capability (CAP), generating a cryptographically signed capability (CAPB), forming a credential from CAP and CAPB, appending the credential to the IO command, configuring the IO device according to the credential and the IO command, transmitting the data from the IO device to the memory and prior to allowing execution of the DMA, authenticating that the credential is valid, further includes regenerating CAPB from a key available to an authenticating entity and from the CAP (included in CAPB) and verifying that the memory region information described in the cryptographically signed capability is the same as the requested region that was originally created, and that the cryptographically signed capability encompasses the IO command.Type: GrantFiled: January 17, 2006Date of Patent: July 13, 2010Assignee: International Business Machines CorporationInventors: Michael Backes, Shmuel Ben-Yehuda, Jan Leonhard Camenisch, Ton Engbersen, Zorik Machulsky, Julian Satran, Leah Shalev, Ilan Shimony, Thomas Basil Smith, III, Michael Waidner
-
Patent number: 7739474Abstract: A system and method for unifying access to a physical memory by operations using virtual addresses of the same virtual address space are provided. The operations may be generated by at least one central processing unit (CPU operations) and/or by at least one IO device (IO operations). The system may include a bus arranged to transfer data and virtual addresses of the same virtual address space from the central processing unit (CPU) and the IO device to a unified memory management unit (UMMU), a unified memory management unit (UMMU) arranged to translate the virtual addresses to physical addresses, and to protect the physical memory from illegal access attempts of the CPU operations and the IO operations. The system may further include a memory controller arranged to manage access to the physical memory. The access is done by using physical addresses.Type: GrantFiled: February 7, 2006Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: Antonius Paulus Engbersen, Julian Satran, Edi Shmueli, Thomas Basil Smith, III
-
Publication number: 20090276571Abstract: A method for facilitating direct memory access in a computing system in response to a request to transfer data is provided. The method comprises selecting a thread for transferring the data, wherein the thread executes on a processing core within the computing system; providing the thread with the request, wherein the request comprises information for carrying out a data transfer; and transferring the data according to the request. The method may further comprise: coordinating the request with a memory management unit, such that virtual addresses may be used to transfer data; invalidating a cache line associated with the source address or flushing a cache line associated with the destination address, if requested. Multiple threads can be selected to transfer data based on their proximity to the destination address.Type: ApplicationFiled: April 30, 2008Publication date: November 5, 2009Inventors: Alan Frederic Benner, Shmuel Ben-Yehuda, Zorik Machulsky, Julian Satran, Leah Shalev, Ilan Shimony, Thomas Basil Smith, III
-
Patent number: 7287138Abstract: An architecture, method and apparatus for a data processing system having memory compression and two common memories forming either a single unified memory, or a dual memory system capable of continuous operation in the presence of a hardware failure or redundant “duplex” computer maintenance outage, without the cost of duplicating the memory devices. A memory controller employs hardware memory compression to reduce the memory requirement by half, which compensates for the doubling of the memory needed for the redundant storage. The memory controller employs error detection and correction code that is used to detect storage subsystem failure during read accesses. Upon detection of a fault, the hardware automatically reissues the read access to a separate memory bank that is logically identical to the faulty bank.Type: GrantFiled: June 3, 2004Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventors: Patrick Maurice Bland, Thomas Basil Smith, III, Robert Brett Tremaine, Michael Edward Wazlowski
-
Patent number: 6826651Abstract: A system and method of maintaining consistent cached copies of memory in a multiprocessor system having a main memory, includes a memory directory having entries mapping the main memory, an access history information in the memory directory entries, and a directory cache having records corresponding to a subset of the memory directory entries. The memory directory may be a full map directory having entries mapping all of the main memory or a sparse directory having entries mapping to a subset of the main memory. The method includes the steps of receiving a signal indicating a processor cache miss, retrieving a memory directory entry from the memory directory, updating the access history of the memory directory entry, selecting a directory cache line based on its access history and allocating the directory cache line for replacement, and writing the memory directory entry into the directory cache.Type: GrantFiled: March 7, 2001Date of Patent: November 30, 2004Assignee: International Business Machines CorporationInventors: Maged M. Michael, Ashwini Nanda, Thomas Basil Smith, III
-
Patent number: 6804754Abstract: Memory is managed by controlling the expansion of memory contents, especially in those computing environments in which the memory contents are compressed. Control is provided by imposing some restrictions to memory references outside a specified subset of the memory contents, and by controlling the transfer of items into the subset. In one example, the transfer of items into the subset is based on a function of parameters, including an estimate of the amount of free space in the memory.Type: GrantFiled: May 21, 1997Date of Patent: October 12, 2004Assignee: International Business Machines CorporationInventors: Peter Anthony Franaszek, Michel Henri Theodore Hack, Charles Otto Schulz, Thomas Basil Smith, III
-
Patent number: 6766429Abstract: An architecture, method and apparatus for a data processing system having memory compression and two common memories forming either a single unified memory, or a dual memory system capable of continuous operation in the presence of a hardware failure or redundant “duplex” computer maintenance outage, without the cost of duplicating the memory devices. A memory controller employs hardware memory compression to reduce the memory requirement by half, which compensates for the doubling of the memory needed for the redundant storage. The memory controller employs error detection and correction code that is used to detect storage subsystem failure during read accesses. Upon detection of a fault, the hardware automatically reissues the read access to a separate memory bank that is logically identical to the faulty bank.Type: GrantFiled: August 31, 2000Date of Patent: July 20, 2004Assignee: International Business Machines CorporationInventors: Patrick Maurice Bland, Thomas Basil Smith, III, Robert Brett Tremaine, Michael Edward Wazlowski
-
Patent number: 6339813Abstract: In a cache memory system, a mechanism enabling two logical cache lines to coexist within the same physical cache line, during line fill and replacement, thus minimizing the likelihood of stalling accesses to the cache while the line is being filled or replaced. A control mechanism governs access to the cache line and tracks which sub-cache line units contain old or new data, or are empty during the fill/replacement procedure. The control mechanism thus maintains a sub-cache line state for the purpose of permitting a processor to gain access to a portion of the cache line before it is completely filled or replaced.Type: GrantFiled: January 7, 2000Date of Patent: January 15, 2002Assignee: International Business Machines CorporationInventors: Thomas Basil Smith, III, Robert Brett Tremaine
-
Patent number: 4112488Abstract: A network for providing data communication among a plurality of remote units and between such remote units and a central processor complex in which a plurality of node units are each associated with one or more remote units. The node units and central processor complex are interconnected by communications links, a selected number of such links being activated and each of the terminals of each node unit being assigned an appropriate status so that each node unit is in communication with the central processor complex through a unique path comprising one or more activated links. The configuration of activated communication lins can be re-arranged periodically so that over a predetermined time period each of the links is activated at least once.Type: GrantFiled: March 7, 1975Date of Patent: September 5, 1978Assignee: The Charles Stark Draper Laboratory, Inc.Inventor: Thomas Basil Smith, III
-
Patent number: 4015246Abstract: A bus guardian unit for a system in which processors, memories and other units are not grouped together physically but where any plurality of identical units e.g., three, can be made to operate in synchronism as though they were grouped together. Each unit would potentially be able to deliver data to any one of a number of buses and each of the three units operating in synchronism would normally deliver data to a different bus. Units accepting data from the bus system use data from three buses to determine the majority consensus of a triplet. The invention also allows idle units to be unpowered until needed either as replacements for failed units or else to provide extra computational capacity for system mission phases requiring same.Type: GrantFiled: April 14, 1975Date of Patent: March 29, 1977Assignee: The Charles Stark Draper Laboratory, Inc.Inventors: Albert L. Hopkins, Jr., Thomas Basil Smith, III