Patents by Inventor Till Schlosser
Till Schlosser has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230246068Abstract: A field effect transistor, FET, is proposed. The FET includes a source region of a first conductivity type that is electrically connected to a source electrode at a first surface of a semiconductor body. The FET further includes a drain region of the first conductivity type that is electrically connected to a drain electrode at the first surface. A dielectric structure is arranged between the source region and the drain region along a first lateral direction. The dielectric structure includes a gate dielectric on the first surface and a field dielectric structure having a bottom side below the first surface. The FET further includes a gate electrode on the gate dielectric. The gate electrode and the field dielectric structure are spaced from each other along the first lateral direction. The FET further includes a field electrode having a bottom side below a top side of the field dielectric structure.Type: ApplicationFiled: January 20, 2023Publication date: August 3, 2023Inventors: Chi Dong Nguyen, Till Schlösser
-
Patent number: 7595262Abstract: A manufacturing method for an integrated semiconductor structure and a corresponding semiconductor structure is disclosed. The method includes forming a peripheral circuitry in a peripheral device region, wherein the peripheral circuitry includes a peripheral transistor at least partially formed in the semiconductor substrate and having a first gate dielectric formed in a first high temperature process step. The method further includes forming a plurality of memory cells in a memory cell region, each of said memory cells including an access transistor at least partially formed in a semiconductor substrate and having a second gate dielectric formed in a second high temperature process step and having a metallic gate conductor. The first and second high temperature process steps are performed before a step of forming the metallic gate conductor.Type: GrantFiled: October 27, 2006Date of Patent: September 29, 2009Assignee: Qimonda AGInventor: Till Schlösser
-
Patent number: 7368752Abstract: A DRAM memory cell is provided with a selection transistor, which is arranged horizontally at a semiconductor substrate surface and has a first source/drain electrode, a second source/drain electrode, a channel layer arranged between the first and the second source/drain electrode in the semiconductor substrate, and a gate electrode, which is arranged along the channel layer and is electrically insulated from the channel layer, a storage capacitor, which has a first capacitor electrode and a second capacitor electrode, insulated from the first capacitor electrode, one of the capacitor electrodes of the storage capacitor being electrically conductively connected to one of the source/drain electrodes of the selection transistor, and a semiconductor substrate electrode on the rear side, the gate electrode enclosing the channel layer at at least two opposite sides.Type: GrantFiled: May 6, 2004Date of Patent: May 6, 2008Assignee: Infineon Technologies AGInventors: Richard J. Luyken, Franz Hofmann, Lothar Risch, Dirk Manger, Wolfgang Rösner, Till Schlösser, Michael Specht
-
Publication number: 20080102578Abstract: The present invention provides a manufacturing method for an integrated semiconductor structure and a corresponding semiconductor structure. The method comprises the steps of: forming a peripheral circuitry in a peripheral device region, said peripheral circuitry comprising a peripheral transistor at least partially formed in said semiconductor substrate and having a first gate dielectric formed in a first high temperature process step; forming a plurality of memory cells in a memory cell region, each of said memory cells comprising an access transistor at least partially formed in a semiconductor substrate and having a second gate dielectric formed in a second high temperature process step and having a metallic gate conductor; wherein said first and second high temperature process steps are performed before a step of forming said metallic gate conductor.Type: ApplicationFiled: October 27, 2006Publication date: May 1, 2008Inventor: Till Schlosser
-
Patent number: 7329916Abstract: The invention is related to a DRAM cell arrangement with vertical MOS transistors. Channel regions arranged along one of the columns of a memory cell matrix are parts of a rib which is surrounded by a gate dielectric layer. Gate electrodes of the MOS transistors belonging to one row are parts of a strip-like word line, so that at each crossing point of the memory cell matrix there is a vertical dual-gate MOS transistor with gate electrodes of the associated word line formed in the trenches on both sides of the associated rib.Type: GrantFiled: June 22, 2005Date of Patent: February 12, 2008Assignee: Infineon Technologies AGInventors: Till Schlösser, Brian S. Lee
-
Patent number: 7307865Abstract: An integrated read-only memory having select transistors, each of which has a drain connection and an electrode connection for feeding an electrical signal such as a voltage or a current. A layer is provided between the drain connections and the electrode, whose electric resistance can be changed under the effect of a configuration voltage or current. The layer may be applied in a backend process.Type: GrantFiled: February 17, 2003Date of Patent: December 11, 2007Assignee: Infineon Technologies AGInventors: Franz Hofmann, Richard Johannes Luyken, Till Schlosser
-
Patent number: 7268381Abstract: The upper capacitor electrode of the trench capacitor is connected to an epitaxially grown source/drain region of the select transistor by a tubular, monocrystalline Si contact-making region. The gate electrode layer has an oval peripheral contour around the transistor, the oval peripheral contours of the gate electrode layers of memory cells arranged in a row along a word line forming overlap regions in order to increase the packing density.Type: GrantFiled: July 12, 2002Date of Patent: September 11, 2007Assignee: Infineon Technologies AGInventors: Albert Birner, Matthias Goldbach, Till Schlösser
-
Patent number: 7045855Abstract: A semiconductor device having a gate structure, the gate structure having a first gate dielectric made of a first material having a first thickness and a first dielectric constant, which is situated directly above the channel region, and an overlying second gate dielectric made of a second material having a second thickness and a second dielectric constant, which is significantly greater than the first dielectric constant; and the first thickness of the first gate dielectric and the second thickness of the second gate dielectric being chosen such that the corresponding thickness of a gate structure with the first gate dielectric, to obtain the same threshold voltage, is at least of the same magnitude as a thickness equal to the sum of the first thickness and the second thickness. The invention also relates to a corresponding fabrication method.Type: GrantFiled: February 13, 2004Date of Patent: May 16, 2006Assignee: Infineon Technologies AGInventors: Björn Fischer, Matthias Goldbach, Stefan Jakschik, Till Schlösser
-
Patent number: 7030434Abstract: A memory transistor and a selection transistor of an image sensor are connected in series and between a bit line (B5) and a reference line (R5). A gate electrode of the selection transistor is connected to a word line (W5), which extends crosswise in relation to the bit line (B5). A diode of the image sensor is switched between a gate electrode (G5) of the memory transistor and a first source/drain area (S/D5) of the memory transistor, which is connected to the selection transistor in such a way is polarized towards the first source/drain area (S/D5) of the memory transistor and in the reverse direction. A photodiode of the image sensor is switched between a voltage connection and either the gate electrode (G5) of the memory transistor or the first source/drain area (S/D5) of the memory transistor in such a way that it is polarized towards the voltage connection and in the reverse direction.Type: GrantFiled: September 28, 2000Date of Patent: April 18, 2006Assignee: Infineon Technologies AGInventors: Wolfgang Krautschneider, Heribert Geib, Franz Hofmann, Till Schlösser
-
Publication number: 20050287772Abstract: Process for producing a web of a semiconductor material The invention relates to a process for producing two webs of a semiconductor material, in which a sacrificial web of a first material is produced on a semiconductor substrate, in which the first material is selected in such a way that the crystal structure of the semiconductor substrate is substantially transferred to the sacrificial web, in which the two webs of a semiconductor material are deposited on two opposite side walls of the sacrificial web, in which the crystal structure of the sacrificial web is substantially transferred to the crystal structure of the webs, and in which the sacrificial webs are then removed.Type: ApplicationFiled: June 6, 2005Publication date: December 29, 2005Applicant: Infineon Technologies AGInventors: Till Schlosser, Joachim Nutzel
-
Publication number: 20050253180Abstract: The invention is related to a DRAM cell arrangement with vertical MOS transistors. Channel regions arranged along one of the columns of a memory cell matrix are parts of a rib which is surrounded by a gate dielectric layer. Gate electrodes of the MOS transistors belonging to one row are parts of a strip-like word line, so that at each crossing point of the memory cell matrix there is a vertical dual-gate MOS transistor with gate electrodes of the associated word line formed in the trenches on both sides of the associated rib.Type: ApplicationFiled: June 22, 2005Publication date: November 17, 2005Inventors: Till Schlosser, Brian Lee
-
Patent number: 6956260Abstract: In semiconductor memories, in particular DRAMs, the memory cells of which have vertical transistors at vertical lands formed from substrate material, gate electrodes are formed as spacers which run around the land. The gate electrodes of adjacent memory cells conventionally have to be retroactively connected to form word lines. It is known to fill spaces between adjacent lands with an oxide, with the result that the spacers are formed directly as word lines but only cover two side walls of a land. Two transistors which are connected in parallel are formed at these side walls instead of a single transistor, since the gate electrode does not run around the land. The invention proposes a method for fabricating a semiconductor memory in which all four side walls of a land are covered by the word lines and at the same time lands of adjacent memory cells are connected to one another by the word lines.Type: GrantFiled: June 17, 2003Date of Patent: October 18, 2005Assignee: Infineon Technologies AGInventors: Dirk Manger, Till Schlösser, Martin Popp, Michael Sesterhenn
-
Publication number: 20050201187Abstract: An integrated read-only memory having select transistors, each of which has a drain connection and an electrode connection for feeding an electrical signal such as a voltage or a current. A layer is provided between the drain connections and the electrode, whose electric resistance can be changed under the effect of a configuration voltage or current. The layer may be applied in a backend process.Type: ApplicationFiled: February 17, 2003Publication date: September 15, 2005Inventors: Franz Hofmann, Richard Luyken, Till Schlosser
-
Patent number: 6939763Abstract: DRAM cell arrangement with vertical MOS transistors, and method for its fabrication. Channel regions arranged along one of the columns of a memory cell matrix are parts of a rib which is surrounded by a gate dielectric layer. Gate electrodes of the MOS transistors belonging to one row are parts of a strip-like word line, so that at each crossing point of the memory cell matrix there is a vertical dual-gate MOS transistor with gate electrodes of the associated word line formed in the trenches on both sides of the associated rib.Type: GrantFiled: November 24, 2003Date of Patent: September 6, 2005Assignee: Infineon Technologies AGInventors: Till Schlösser, Brian S. Lee
-
Publication number: 20050153507Abstract: The present invention provides a fabrication method for a trench capacitor with an insulation collar in a substrate, which is electrically connected to the substrate on one side via a buried contact. After forming and sinking an electrically conductive filling, an insulation collar and, if appropriate, a buried contact that is connected on all sides, the following are effected: providing at least one liner layer in the trench; filling the trench with a filling made of an auxiliary material, which filling is encapsulated by the at least one liner layer in the trench; providing a mask on the filling for defining the structure of the buried contact, the mask having no projections into the trench; removing a part of the filling using the mask; removing an underlying part of the at least one liner layer for uncovering a corresponding part of the insulation collar.Type: ApplicationFiled: December 17, 2004Publication date: July 14, 2005Applicant: INFINEON TECHNOLOGIES AGInventors: Thomas Hecht, Till Schlosser, Michael Sesterhenn
-
Patent number: 6916721Abstract: A method for fabricating a trench capacitor with an insulation collar in a substrate, which is electrically connected to the substrate on one side via a buried contact, using a hard mask with a corresponding mask opening.Type: GrantFiled: November 26, 2003Date of Patent: July 12, 2005Assignee: Infineon Technologies AGInventors: Lars Heineck, Stephan Kudelka, Jörn Lützen, Hans-Peter Moll, Martin Popp, Till Schlösser, Johann Steinmetz
-
Patent number: 6873000Abstract: A storage cell field has a plurality of storage cells formed in a substrate of a first doping type, said storage cells comprising a trench capacitor arranged in said substrate and a selection transistor associated with said trench capacitor and provided with a transistor body which is arranged in said substrate. An implantation having an increased dopant concentration of the first doping type is provided in said substrate. This implantation prevents space-charge zones, which are located at the trench capacitors and which are caused in predetermined storage states of said trench capacitors, from constricting a substrate region, which is available for applying a predetermined potential to the transistor bodies, in such a way that said predetermined potential cannot be applied.Type: GrantFiled: October 7, 2002Date of Patent: March 29, 2005Assignee: Infineon Technologies AGInventors: Matthias Goldbach, Till Schlösser
-
Patent number: 6861688Abstract: A bit line configuration for contact-connecting at least one memory cell, in particular a DRAM memory cell, has bit lines disposed above the plane of the memory cell. A first bit line in a first bit line level is disposed below a second bit line in a second bit line level and the second bit line penetrates through the first bit line at at least one location of the first bit line for the purpose of producing a contact with the at least one memory cell at penetration locations. It is thus possible to provide space-saving structures, in particular sub-8F2 structures.Type: GrantFiled: November 5, 2002Date of Patent: March 1, 2005Assignee: Infineon Technologies AGInventors: Dirk Manger, Till Schlösser
-
Patent number: 6838724Abstract: A transistor array has vertical FET transistors each connected to a storage capacitor of a memory cell array. Gate electrode strips, which form word lines, of the transistors are located on both sides of active webs running parallel to one another and are connected to a superimposed metal plane by word line or CS contacts. To insulate these word line contacts from the other elements of the transistor array and of the cell array, the word line contacts are located in deep trenches that are introduced into the webs.Type: GrantFiled: November 20, 2003Date of Patent: January 4, 2005Assignee: Infineon Technologies AGInventors: Bernhard Kowalski, Andreas Felber, Valentin Rosskopf, Till Schlösser, Jürgen Lindolf
-
Publication number: 20040266088Abstract: A DRAM memory cell is provided with a selection transistor, which is arranged horizontally at a semiconductor substrate surface and has a first source/drain electrode, a second source/drain electrode, a channel layer arranged between the first and the second source/drain electrode in the semiconductor substrate, and a gate electrode, which is arranged along the channel layer and is electrically insulated from the channel layer, a storage capacitor, which has a first capacitor electrode and a second capacitor electrode, insulated from the first capacitor electrode, one of the capacitor electrodes of the storage capacitor being electrically conductively connected to one of the source/drain electrodes of the selection transistor, and a semiconductor substrate electrode on the rear side, the gate electrode enclosing the channel layer at at least two opposite sides.Type: ApplicationFiled: May 6, 2004Publication date: December 30, 2004Applicant: Infineon Technologies AGInventors: Richard J. Luyken, Franz Hofmann, Lothar Risch, Dirk Manger, Wolfgang Rosner, Till Schlosser, Michael Specht