Patents by Inventor Tsutomu Fujita
Tsutomu Fujita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230101002Abstract: A semiconductor device including a base substrate B, which includes wire layers, chips C1, C2, C3, C4, C5, and C6 provided on the base substrate B, and a protective film P provided on each of the side faces of the chips C1, C2, C3, C4, C5, and C6.Type: ApplicationFiled: March 14, 2022Publication date: March 30, 2023Applicant: Kioxia CorporationInventors: Gen TOYOTA, Satoshi HONGO, Tatsuo MIGITA, Susumu YAMAMOTO, Tsutomu FUJITA, Eiichi SHIN, Yukio KATAMURA, Hideki MATSUSHIGE, Kazuki TAKAHASHI
-
Publication number: 20220375901Abstract: According to one embodiment, a method of manufacturing a semiconductor device includes forming a plurality of stacked bodies on a substrate, each of the stacked bodies includes a plurality of semiconductor chips. The method further includes forming a plurality of first wires on the stacked bodies. The first wires connecting the stacked bodies to each other. The method further includes forming a resin layer on the stacked bodies and the first wires, then thinning he resin layer until the first wires are exposed.Type: ApplicationFiled: February 28, 2022Publication date: November 24, 2022Inventors: Susumu YAMAMOTO, Tsutomu FUJITA, Takeori MAEDA, Satoshi HONGO, Gen TOYOTA, Eiichi SHIN, Yukio KATAMURA
-
Patent number: 11139208Abstract: A semiconductor device includes a semiconductor wafer chip, a semiconductor device layer, and a reflectance reducing layer. The semiconductor wafer chip includes a device region and a peripheral region around the device region. The peripheral region includes a plurality of voids aligned along a side surface of the semiconductor wafer chip at a predetermined depth from a first surface of the semiconductor wafer chip. The semiconductor device element layer is on the first surface in the device region. The reflectance reducing layer is on the first surface of the semiconductor wafer chip in the peripheral region, that reduces a reflection of laser light incident from a second surface of the semiconductor wafer chip.Type: GrantFiled: September 3, 2019Date of Patent: October 5, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takanobu Ono, Tsutomu Fujita, Ippei Kume, Akira Tomono
-
Patent number: 11089993Abstract: [Problem] To provide means by which sleep states can be measured, observed, or evaluated easily. [Solution] A sleep state measurement device that includes a phase coherence calculating means for calculating phase coherence on the basis of the instantaneous phase difference between the instantaneous phase of heart rate variability acquired from a sleeping animal and the instantaneous phase of the breathing pattern of the animal for the same time series as the heart rate variability.Type: GrantFiled: February 15, 2017Date of Patent: August 17, 2021Assignee: Health Sensing Co., Ltd.Inventors: Masatomo Kanegae, Tsutomu Fujita, Kyuichi Niizeki
-
Patent number: 11004743Abstract: According to one embodiment, a dicing method is provided. The dicing method includes detecting a first distance between a first portion of a substrate and a first substrate information detection unit. The method also includes detecting a second distance between a second portion of the substrate a second substrate information detection unit, the second portion different from the first portion. Distance information is calculated between the substrate and a processing lens, which is located farther from the second substrate information detection unit than from the first substrate information detection unit, based on the detected first distance and the detected second distance, and the substrate is irradiated with laser light from the processing lens based on the distance information.Type: GrantFiled: October 24, 2018Date of Patent: May 11, 2021Assignee: KIOXIA CORPORATIONInventors: Tsutomu Fujita, Takanobu Ono
-
Patent number: 10950468Abstract: A semiconductor manufacturing apparatus according to an embodiment irradiates a semiconductor substrate with laser to form modified regions along an intended cut line in the semiconductor substrate. A light source emits the laser. An optical system comprises an objective lens configured to focus the laser in the semiconductor substrate. A light modulator is capable of modulating an energy density distribution of the laser. A controller controls the light modulator to displace a peak position of the energy density distribution of the laser from an optical axis of the objective lens in a relative movement direction of the optical system with respect to the semiconductor substrate.Type: GrantFiled: March 5, 2018Date of Patent: March 16, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Makoto Minaminaka, Tsutomu Fujita, Keisuke Tokubuchi, Akira Tomono, Takanobu Ono
-
Patent number: 10892232Abstract: A semiconductor device according to an embodiment includes a semiconductor substrate comprising a first face, and a second face on an opposite side to the first face. A semiconductor element is provided on the first face of the semiconductor substrate. A polycrystalline or non-crystalline first material layer is provided at least on an outer edge of the first face of the semiconductor substrate. A second material layer is provided on the second face of the semiconductor substrate. The second material layer transmits laser light.Type: GrantFiled: September 3, 2019Date of Patent: January 12, 2021Assignee: Toshiba Memory CorporationInventors: Takanobu Ono, Tsutomu Fujita, Ippei Kume, Akira Tomono
-
Publication number: 20200294934Abstract: A semiconductor device according to an embodiment includes a semiconductor substrate comprising a first face, and a second face on an opposite side to the first face. A semiconductor element is provided on the first face of the semiconductor substrate. A polycrystalline or non-crystalline first material layer is provided at least on an outer edge of the first face of the semiconductor substrate. A second material layer is provided on the second face of the semiconductor substrate. The second material layer transmits laser light.Type: ApplicationFiled: September 3, 2019Publication date: September 17, 2020Applicant: Toshiba Memory CorporationInventors: Takanobu ONO, Tsutomu FUJITA, Ippei KUME, Akira TOMONO
-
Publication number: 20200294856Abstract: A semiconductor device includes a semiconductor wafer chip, a semiconductor device layer, and a reflectance reducing layer. The semiconductor wafer chip includes a device region and a peripheral region around the device region. The peripheral region includes a plurality of voids aligned along a side surface of the semiconductor wafer chip at a predetermined depth from a first surface of the semiconductor wafer chip. The semiconductor device element layer is on the first surface in the device region. The reflectance reducing layer is on the first surface of the semiconductor wafer chip in the peripheral region, that reduces a reflection of laser light incident from a second surface of the semiconductor wafer chip.Type: ApplicationFiled: September 3, 2019Publication date: September 17, 2020Inventors: Takanobu ONO, Tsutomu FUJITA, Ippei KUME, Akira TOMONO
-
Patent number: 10777459Abstract: According to an embodiment, a method of manufacturing a semiconductor device includes forming a first modified zone in a wafer by irradiating the wafer with a laser having transmissivity with respect to the wafer along a part of a dicing line on the wafer, and forming a second modified zone in the wafer by irradiating the wafer with the laser along the dicing line on the wafer. The first modified zone is partially formed between a surface of the wafer and the second modified zone, a semiconductor interconnect layer being formed on the surface of the wafer.Type: GrantFiled: April 16, 2019Date of Patent: September 15, 2020Assignee: Toshiba Memory CorporationInventors: Takanobu Ono, Tsutomu Fujita
-
Patent number: 10741650Abstract: According to one embodiment, a semiconductor device includes a semiconductor element having a substrate with at least two bending portions formed on a first side surface thereof. The two bending portions are displaced from each other in a first direction that is perpendicular to the first side surface of the substrate and parallel to a front surface of the substrate and in a second direction parallel to the front surface of the substrate and perpendicular to a top surface of the substrate. A rearmost portion of the first side surface is substantially perpendicular to the front surface.Type: GrantFiled: September 4, 2017Date of Patent: August 11, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tsutomu Fujita, Takanobu Ono, Makoto Minaminaka
-
Publication number: 20190244860Abstract: According to an embodiment, a method of manufacturing a semiconductor device includes forming a first modified zone in a wafer by irradiating the wafer with a laser having transmissivity with respect to the wafer along a part of a dicing line on the wafer, and forming a second modified zone in the wafer by irradiating the wafer with the laser along the dicing line on the wafer. The first modified zone is partially formed between a surface of the wafer and the second modified zone, a semiconductor interconnect layer being formed on the surface of the wafer.Type: ApplicationFiled: April 16, 2019Publication date: August 8, 2019Applicant: Toshiba Memory CorporationInventors: Takanobu ONO, Tsutomu Fujita
-
Patent number: 10350711Abstract: A semiconductor device is provided with a semiconductor substrate. A semiconductor element is provided on a first face of the semiconductor substrate. An energy absorbing film is provided on the first face, to absorb optical energy to generate heat. A first insulation film is provided on the semiconductor element and on the energy absorbing film. A second insulation film is provided on a second face of the semiconductor substrate, the second face being opposite to the first face. A first modified layer is provided on a side face of the semiconductor substrate, the side face being located between an outer edge of the first face and an outer edge of the second face. A second modified layer is provided on the side face between the energy absorbing film and the first modified layer. A cleavage face is provided on the side face between the first and second modified layers.Type: GrantFiled: March 9, 2018Date of Patent: July 16, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tsutomu Fujita, Akira Tomono, Takanobu Ono
-
Patent number: 10304737Abstract: According to an embodiment, a method of manufacturing a semiconductor device includes forming a first modified zone in a wafer by irradiating the wafer with a laser having transmissivity with respect to the wafer along a part of a dicing line on the wafer, and forming a second modified zone in the wafer by irradiating the wafer with the laser along the dicing line on the wafer. The first modified zone is partially formed between a surface of the wafer and the second modified zone, a semiconductor interconnect layer being formed on the surface of the wafer.Type: GrantFiled: September 14, 2017Date of Patent: May 28, 2019Assignee: Toshiba Memory CorporationInventors: Takanobu Ono, Tsutomu Fujita
-
Publication number: 20190084080Abstract: A semiconductor device is provided with a semiconductor substrate. A semiconductor element is provided on a first face of the semiconductor substrate. An energy absorbing film is provided on the first face, to absorb optical energy to generate heat. A first insulation film is provided on the semiconductor element and on the energy absorbing film. A second insulation film is provided on a second face of the semiconductor substrate, the second face being opposite to the first face. A first modified layer is provided on a side face of the semiconductor substrate, the side face being located between an outer edge of the first face and an outer edge of the second face. A second modified layer is provided on the side face between the energy absorbing film and the first modified layer. A cleavage face is provided on the side face between the first and second modified layers.Type: ApplicationFiled: March 9, 2018Publication date: March 21, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Tsutomu FUJITA, Akira TOMONO, Takanobu ONO
-
Publication number: 20190080940Abstract: A semiconductor manufacturing apparatus according to an embodiment irradiates a semiconductor substrate with laser to form modified regions along an intended cut line in the semiconductor substrate. A light source emits the laser. An optical system comprises an objective lens configured to focus the laser in the semiconductor substrate. A light modulator is capable of modulating an energy density distribution of the laser. A controller controls the light modulator to displace a peak position of the energy density distribution of the laser from an optical axis of the objective lens in a relative movement direction of the optical system with respect to the semiconductor substrate.Type: ApplicationFiled: March 5, 2018Publication date: March 14, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Makoto MINAMINAKA, Tsutomu FUJITA, Keisuke TOKUBUCHI, Akira TOMONO, Takanobu ONO
-
Publication number: 20190076084Abstract: [Problem] To provide means by which sleep states can be measured, observed, or evaluated easily. [Solution] A sleep state measurement device that includes a phase coherence calculating means for calculating phase coherence on the basis of the instantaneous phase difference between the instantaneous phase of heart rate variability acquired from a sleeping animal and the instantaneous phase of the breathing pattern of the animal for the same time series as the heart rate variability.Type: ApplicationFiled: February 15, 2017Publication date: March 14, 2019Applicant: Health Sensing Co., Ltd.Inventors: Masatomo Kanegae, Tsutomu Fujita, Kyuichi Niizeki
-
Publication number: 20190057902Abstract: According to one embodiment, a dicing method is provided. The dicing method includes detecting a first distance between a first portion of a substrate and a first substrate information detection unit. The method also includes detecting a second distance between a second portion of the substrate a second substrate information detection unit, the second portion different from the first portion. Distance information is calculated between the substrate and a processing lens, which is located farther from the second substrate information detection unit than from the first substrate information detection unit, based on the detected first distance and the detected second distance, and he substrate is irradiated with laser light from the processing lens based on the distance information.Type: ApplicationFiled: October 24, 2018Publication date: February 21, 2019Inventors: Tsutomu FUJITA, Takanobu ONO
-
Patent number: 10153206Abstract: According to one embodiment, a dicing method is provided. The dicing method includes detecting a first distance between a first portion of a substrate and a first substrate information detection unit. The method also includes detecting a second distance between a second portion of the substrate a second substrate information detection unit, the second portion different from the first portion. Distance information is calculated between the substrate and a processing lens, which is located farther from the second substrate information detection unit than from the first substrate information detection unit, based on the detected first distance and the detected second distance, and he substrate is irradiated with laser light from the processing lens based on the distance information.Type: GrantFiled: September 4, 2017Date of Patent: December 11, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tsutomu Fujita, Takanobu Ono
-
Publication number: 20180277435Abstract: According to one embodiment, a dicing method is provided. The dicing method includes detecting a first distance between a first portion of a substrate and a first substrate information detection unit. The method also includes detecting a second distance between a second portion of the substrate a second substrate information detection unit, the second portion different from the first portion. Distance information is calculated between the substrate and a processing lens, which is located farther from the second substrate information detection unit than from the first substrate information detection unit, based on the detected first distance and the detected second distance, and he substrate is irradiated with laser light from the processing lens based on the distance information.Type: ApplicationFiled: September 4, 2017Publication date: September 27, 2018Inventors: Tsutomu FUJITA, Takanobu ONO