Patents by Inventor Ulrich Moehlmann
Ulrich Moehlmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240085476Abstract: A system includes a phase-shift to duty-cycle converter and a low pass filter. The phase-shift to duty-cycle converter has a first input for a reference clock and a second input for a phase-shifted clock that is phase-shifted relative to the reference clock. The low pass filter has an input coupled to an output of the phase-shift to duty-cycle converter and an output for an output signal. In some implementations, the phase-shift to duty-cycle converter includes a simple logic gate and a reset-set flip flop. The simple logic gate has a third input coupled to the first input and a fourth input coupled to the second input, and the reset-set flip flop has a fifth input coupled to the first input and a sixth input coupled to the second input. The low pass filter is coupled to the output of one of the simple logic gate and the reset-set flip flop.Type: ApplicationFiled: September 13, 2022Publication date: March 14, 2024Inventors: Andreas Johannes Köllmann, Ulrich Moehlmann
-
Patent number: 11924731Abstract: Exemplary embodiments are disclosed of telematics or telecommunication control units (TCUs) modules that includes a TCU and one or more sensor arrays (e.g., mmWave sensors, temperature sensors, ambient light sensors, biometric sensors, cameras, proximity sensors, WiFi, touch sensors, microphones, etc.) for monitoring vehicle interiors (e.g., monitoring health conditions of occupants within a vehicle passenger interior, etc.). In exemplary embodiments, sensors may be combined or integrated with (e.g., embedded within, placed on TCU printed circuit board (PCB), directly connected with, mounted along a bottom or side of, etc.) the TCU.Type: GrantFiled: August 24, 2021Date of Patent: March 5, 2024Assignee: MOLEX CVS BOCHUM GMBHInventors: Ulrich Möhlmann, Nicola Henseler
-
Patent number: 11815553Abstract: The disclosure relates to apparatus and methods for self-testing of a duty cycle detector. Example embodiments include a circuit (201) comprising: a clock signal generator (205) configured to provide an output clock signal (203) having a duty cycle; a duty cycle detector (208) arranged to receive the output clock signal (203) and provide an output flag if the duty cycle of the clock signal (203) is outside a predetermined range; a controller (214) arranged to provide a duty cycle select signal (216) to the clock signal generator (205) to cause the clock signal (203) to have a duty cycle outside the predetermined range and to receive the output flag to confirm operation of the duty cycle detector (208).Type: GrantFiled: June 2, 2021Date of Patent: November 14, 2023Assignee: NXP USA, INC.Inventors: Cristian Pavao Moreira, Andreas Johannes Köllmann, Ulrich Moehlmann
-
Patent number: 11817869Abstract: A control system for a digitally controlled oscillator with temperature compensation including a loop detector providing an error value, filter circuitry providing a lower resolution digital value to the DCO to generate an output oscillation signal at a frequency within a lower resolution range, tracking circuitry holding a tracking digital value at a tracking offset from center of a tracking range while the lower resolution digital value is being determined, and then regulating the frequency within a higher resolution range by adjusting the tracking digital value, temperature compensation circuitry performing temperature compensation steps to maintain the tracking digital value between first and second thresholds within the predetermined tracking range, and a controller configured to set the first and second thresholds within a narrow range around the tracking offset during a standard operating mode, and to adjust one or both thresholds within a wide range during a critical operating mode.Type: GrantFiled: March 16, 2022Date of Patent: November 14, 2023Assignee: NXP B.V.Inventors: Ulrich Moehlmann, Steffen Rode, Ralf Gero Pilaski
-
Publication number: 20230299777Abstract: A control system for a digitally controlled oscillator with temperature compensation including a loop detector providing an error value, filter circuitry providing a lower resolution digital value to the DCO to generate an output oscillation signal at a frequency within a lower resolution range, tracking circuitry holding a tracking digital value at a tracking offset from center of a tracking range while the lower resolution digital value is being determined, and then regulating the frequency within a higher resolution range by adjusting the tracking digital value, temperature compensation circuitry performing temperature compensation steps to maintain the tracking digital value between first and second thresholds within the predetermined tracking range, and a controller configured to set the first and second thresholds within a narrow range around the tracking offset during a standard operating mode, and to adjust one or both thresholds within a wide range during a critical operating mode.Type: ApplicationFiled: March 16, 2022Publication date: September 21, 2023Inventors: Ulrich Moehlmann, Steffen Rode, Ralf Gero Pilaski
-
Patent number: 11689206Abstract: A method for clock frequency monitoring for a Phase-Locked Loop (PLL) based design includes determining a present operating point of an oscillator of the PLL based design, wherein the oscillator generates a present frequency in response to the present operating point. The present operating point of the oscillator is compared to a comparison range defined by a plurality of reference operating points, wherein the oscillator generates a nominal reference frequency in response to a nominal one of the plurality of reference operating points and the comparison range is further defined by a manufacturing process range, an operating voltage range and an operating temperature range. An action is performed in response to the present operating point being outside of the comparison range.Type: GrantFiled: March 4, 2022Date of Patent: June 27, 2023Assignee: NXP B.V.Inventors: Ulrich Moehlmann, Andreas Lentz
-
Patent number: 11658666Abstract: A fractional-N all digital phase locked loop (ADPLL) includes a randomly modulated delay having a triangular distribution to a frequency reference at an input of the fractional-n ADPLL to reduce spurious tones introduced by delta-sigma modulation of a frequency control word without requiring active control or calibration. In some embodiments, a delay line generates the randomly modulated delay based on a uniformly distributed random number with a flat spectrum that is shaped by a high pass filter.Type: GrantFiled: March 30, 2022Date of Patent: May 23, 2023Assignee: NXP B.V.Inventors: Ulrich Moehlmann, Kai Hendrik Misselwitz
-
Publication number: 20230023379Abstract: Exemplary embodiments are disclosed of vehicular systems including distributed active antennas, adaptive cellphone evolution (e.g., via a smartphone, mobile device, user equipment, etc.) and/or integrated access and backhaul. In exemplary embodiments, a distributed antenna system includes a central unit onboard a vehicle. The central unit includes a transceiver configured to operate in a cellular network. The central unit also includes an analog to digital converter/digital to analog converter coupled to the transceiver. Four active antennas are onboard the vehicle. Each active antenna includes an analog to digital converter/digital to analog converter and is configured to communicate with the central unit digitally. A link connects each of the active antennas to the central unit. The link is configured to transmit signals digitally and support at least 10 Gbps of bandwidth between the central unit and the active antennas.Type: ApplicationFiled: July 18, 2022Publication date: January 26, 2023Applicants: MOLEX CVS BOCHUM GMBH, MOLEX, LLCInventors: Ulrich MÖHLMANN, Nicola HENSELER, Reiner BECK, Michael POTTS, Robert SOSACK
-
Publication number: 20220365173Abstract: Radar System The disclosure relates to a radar system having multiple radar transceiver modules, in which each module has a clock signal that is synchronised with a clock signal generated by a leader transceiver module.Type: ApplicationFiled: May 4, 2022Publication date: November 17, 2022Inventors: Ulrich Moehlmann, Cristian Pavao Moreira, Andreas Johannes Köllmann
-
Publication number: 20220201778Abstract: The disclosure relates to a method and an apparatus for data transmission, wherein the apparatus has at least one terminal interface for data transmission between the apparatus and a terminal, wherein the apparatus has at least one base station interface for data transmission between the apparatus and the base station, wherein the data transmission between the terminal and the apparatus is effected in a device-to-device communication, characterized in that the apparatus is in the form of a relay apparatus for a data transmission between a terminal and the base station, wherein the same standard is used for the data transmission between the apparatus and the terminal as for the data transmission between the apparatus and the base station, the standard being a mobile radio standard, and to a vehicle.Type: ApplicationFiled: February 20, 2020Publication date: June 23, 2022Applicants: Molex CVS Dabendorf GmbH, Molex CVS Bochum GmbHInventors: Stefan WALLBURG, Ulrich MÖHLMANN
-
Publication number: 20220187423Abstract: The disclosure relates to monitoring of feedback systems such as phase lock loops. A system is disclosed, comprising: a feedback circuit (100); and a monitoring module (190). The monitoring module (190) is configured to: i) receive actual values of at least one state variable describing the state of the feedback circuit at a first time; ii) determine a predicted future value of the at least one state variable at a second time from the actual values at the first time using a model of the feedback circuit; iii) receive actual values of the at least one state variable at the second time; iv) compare the predicted future value of the at least one state variable at the second time with the actual value of the at least one state variable at the second time; and v) determine whether the feedback circuit has a fault condition, depending on the results of step iv).Type: ApplicationFiled: October 20, 2021Publication date: June 16, 2022Inventors: Ulrich Moehlmann, Jan-Peter Schat, Tim Lauber
-
Publication number: 20220070644Abstract: Exemplary embodiments are disclosed of telematics or telecommunication control units (TCUs) modules that includes a TCU and one or more sensor arrays (e.g., mmWave sensors, temperature sensors, ambient light sensors, biometric sensors, cameras, proximity sensors, WiFi, touch sensors, microphones, etc.) for monitoring vehicle interiors (e.g., monitoring health conditions of occupants within a vehicle passenger interior, etc.). In exemplary embodiments, sensors may be combined or integrated with (e.g., embedded within, placed on TCU printed circuit board (PCB), directly connected with, mounted along a bottom or side of, etc.) the TCU.Type: ApplicationFiled: August 24, 2021Publication date: March 3, 2022Applicant: MOLEX CVS BOCHUM GMBHInventors: Ulrich MÖHLMANN, Nicola HENSELER
-
Patent number: 11218153Abstract: A built-in self-test (BIST) block is provided that is incorporated into an all-digital phase locked loop (ADPLL) located on chip with the ADPLL. The BIST performs testing functions without need for support external to the chip. Test setup, test control, and test evaluation are performed entirely on chip. The BIST provides information regarding success or failure of the testing and can provide error information regarding test cases that do not pass successfully.Type: GrantFiled: October 29, 2020Date of Patent: January 4, 2022Assignee: NXP B.V.Inventors: Ulrich Moehlmann, Lars Henrik Heinbockel, Torsten Gerhardt, Christian Scherner
-
Publication number: 20210389372Abstract: The disclosure relates to apparatus and methods for self-testing of a duty cycle detector. Example embodiments include a circuit (201) comprising: a clock signal generator (205) configured to provide an output clock signal (203) having a duty cycle; a duty cycle detector (208) arranged to receive the output clock signal (203) and provide an output flag if the duty cycle of the clock signal (203) is outside a predetermined range; a controller (214) arranged to provide a duty cycle select signal (216) to the clock signal generator (205) to cause the clock signal (203) to have a duty cycle outside the predetermined range and to receive the output flag to confirm operation of the duty cycle detector (208).Type: ApplicationFiled: June 2, 2021Publication date: December 16, 2021Inventors: Cristian Pavao Moreira, Andreas Johannes Köllmann, Ulrich Moehlmann
-
Patent number: 10826505Abstract: A hardware device includes a frequency lock loop (FLL) that includes a phase loop filter, and a phase lock loop (PLL) such as an all digital PLL (ADPLL) that includes a frequency loop filter. A controller provides a first control signal to the FLL and a second control signal to the PLL when the device operates the same. The device can also include a digital controlled oscillator (DCO) and part of one or more of the FLL and the PLL. The FLL and the PLL include first and second filters, respectively. The filters are coupled to the DCO. A time-to-digital converter (TDC) and a divider receive an input from the DCO. The controller forms a first loop with the first filter, the TDC, and the divider, and the controller forms a second loop with the second filter, the TDC, and the divider.Type: GrantFiled: June 24, 2019Date of Patent: November 3, 2020Assignee: NXP B.V.Inventors: Ulrich Moehlmann, Andreas Johannes Köllmann, Christian Scherner
-
Patent number: 10778233Abstract: A method for Phase Locked Loop (PLL) lock detection includes determining a phase error by comparing a feedback phase to a reference phase. A frequency error is determined by comparing a feedback frequency to a reference frequency. A lock signal is determined in response to the phase error being less than an upper phase threshold and greater than a lower phase threshold, and the frequency error being less than an upper frequency threshold and greater than a lower frequency threshold.Type: GrantFiled: August 14, 2019Date of Patent: September 15, 2020Assignee: NXP B.V.Inventor: Ulrich Moehlmann
-
Patent number: 10396974Abstract: An apparatus includes signal control circuitry, a phase-locked loop (PLL), and a correlation circuit. The signal control circuitry provides a reference clock signal carrying pseudo-random phase noise and as derived from an application clock signal and pseudo-random noise. The PLL, responsive to the reference clock signal carrying the pseudo-random phase noise, provides an output signal that is related to the phase of the reference clock signal. The correlation circuit self-tests the PLL by cross-correlating a signal corresponding to the output signal from the phase detector with the pseudo-random noise and, in response, by assessing results of the cross-correlation relative to a known threshold indicative of a performance level of the PLL.Type: GrantFiled: July 20, 2018Date of Patent: August 27, 2019Assignee: NXP B.V.Inventors: Jan-Peter Schat, Ulrich Moehlmann
-
Patent number: 10382045Abstract: An all digital phase locked loop system for tracking a variable frequency input signal and method of operation are described. The ADPLL system includes a digital phase locked loop, including a digitally controlled oscillator, and a model of the digitally controller oscillator. The model represents the behaviour of the digitally controlled oscillator as a function of frequency and has a model input arranged to receive a signal indicating a current target frequency. The model is configured to output at least one control signal to control the frequency of the digitally controlled oscillator to be closer to the current target frequency. The digital phase locked loop is configured to control the digitally controlled oscillator to reduce any difference between the frequency of the digitally controlled oscillator and the current target frequency arising from any deviation of the model of the digitally controlled oscillator from the digitally controlled oscillator.Type: GrantFiled: December 13, 2016Date of Patent: August 13, 2019Assignee: NXP B.V.Inventor: Ulrich Moehlmann
-
Patent number: 10187069Abstract: A phase locked loop is disclosed comprising: a phase detector, a loop filter, a frequency controller oscillator and a lock detector. The phase detector is operable in a bang-bang mode to provide a binary phase error signal indicating whether there is a positive or negative phase difference between a reference signal and a feedback signal. The loop filter is configured to provide a control signal derived from the binary phase error signal. The frequency controlled oscillator is configured to receive the control signal and provide an output signal with a frequency that varies according to the control signal. The lock/unlock detector is configured to determine a lock/unlock state of the phase locked loop, the lock/unlock state derived from a duty cycle and/or spectral content of the binary phase error signal.Type: GrantFiled: May 31, 2017Date of Patent: January 22, 2019Assignee: NXP B.V.Inventor: Ulrich Möehlmann
-
Patent number: 9893876Abstract: A phase locked loop, comprising: a phase detector configured to determine a phase difference (??) between a reference signal and a feedback signal; a loop filter configured to perform a filtering operation on a signal derived from the phase difference, and to provide a control signal; a frequency controlled oscillator configured to receive the control signal and provide an output signal with a frequency that varies according to the control signal; wherein a low-pass filter is provided between the phase detector and the loop filter and/or between the loop filter and the frequency controlled oscillator to reduce quantization noise from the phase detector.Type: GrantFiled: May 17, 2016Date of Patent: February 13, 2018Assignee: NXP B.V.Inventor: Ulrich Moehlmann