Patents by Inventor Ulrich Wachter
Ulrich Wachter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240068135Abstract: Interlacing equipment may be used to form fabric and to create a gap in the fabric. The fabric may include one or more conductive strands. An insertion tool may be used to align an electrical component with the conductive strands during interlacing operations. A soldering tool may be used to remove insulation from the conductive strands to expose conductive segments on the conductive strands. The soldering tool may be used to solder the conductive segments to the electrical component. The solder connections may be located in grooves in the electrical component. An encapsulation tool may dispense encapsulation material in the grooves to encapsulate the solder connections. After the electrical component is electrically connected to the conductive strands, the insertion tool may position and release the electrical component in the gap. A component retention tool may temporarily be used to retain the electrical component in the gap as interlacing operations continue.Type: ApplicationFiled: November 8, 2023Publication date: February 29, 2024Inventors: Kyle L. Chatham, Kathryn P. Crews, Didio V. Gomes, Benjamin J. Grena, Storrs T. Hoen, Steven J. Keating, David M. Kindlon, Daniel A. Podhajny, Andrew L. Rosenberg, Daniel D. Sunshine, Lia M. Uesato, Joseph B. Walker, Felix Binder, Bertram Wendisch, Martin Latta, Ulrich Schläpfer, Franck Robin, Michael Baumann, Helen Wächter Fischer
-
Patent number: 11913143Abstract: Interlacing equipment may be used to form fabric and to create a gap in the fabric. The fabric may include one or more conductive strands. An insertion tool may be used to align an electrical component with the conductive strands during interlacing operations. A soldering tool may be used to remove insulation from the conductive strands to expose conductive segments on the conductive strands. The soldering tool may be used to solder the conductive segments to the electrical component. The solder connections may be located in grooves in the electrical component. An encapsulation tool may dispense encapsulation material in the grooves to encapsulate the solder connections. After the electrical component is electrically connected to the conductive strands, the insertion tool may position and release the electrical component in the gap. A component retention tool may temporarily be used to retain the electrical component in the gap as interlacing operations continue.Type: GrantFiled: March 4, 2020Date of Patent: February 27, 2024Assignee: Apple Inc.Inventors: Kyle L Chatham, Kathryn P. Crews, Didio V. Gomes, Benjamin J. Grena, Storrs T. Hoen, Steven J. Keating, David M. Kindlon, Daniel A. Podhajny, Andrew L. Rosenberg, Daniel D. Sunshine, Lia M. Uesato, Joseph B. Walker, Felix Binder, Bertram Wendisch, Martin Latta, Ulrich Schläpfer, Franck Robin, Michael Baumann, Helen Wächter Fischer
-
Patent number: 9955756Abstract: A shell element for the buckle cover of a seat belt buckle is disclosed. The shell element comprises a base body made of a hard elastomer and an outer and an inner surface. So that when the buckle cover bears against a further vehicle element with a hard surface, no wear and no undesirable noise is generated and so that the seat belt buckle permanently has attractive visual and haptic properties, a further element made of a soft elastomer is directly connected to the base body and is connected thereto by a material and/or positive connection, said further element forming at least one part of the outer surface of the shell element.Type: GrantFiled: January 26, 2011Date of Patent: May 1, 2018Assignee: ILLINOIS TOOL WORKS INC.Inventors: Ulrich Klafke, Mario Eckmann, Ole Scharnberg, Jens Albrecht, Sandra Kleinke, Wolf Ulrich Wachter
-
Patent number: 9806056Abstract: Integrated circuits are packaged by placing a plurality of semiconductor dies on a support substrate, each one of the semiconductor dies having a plurality of terminals at a side facing the support substrate and covering the semiconductor dies with a molding compound to form a molded structure. The support substrate is then removed from the molded structure to expose the side of the semiconductor dies with the terminals, and a metal redistribution layer is formed on the molded structure and in direct contact with the terminals of the semiconductor dies and the molding compound. The redistribution layer is formed without first forming a dielectric layer on a side of the molded structure with the terminals of the semiconductor dies. A corresponding molded substrate and individual molded semiconductor packages are also disclosed.Type: GrantFiled: February 15, 2016Date of Patent: October 31, 2017Assignee: Infineon Technologies AGInventors: Ulrich Wachter, Dominic Maier, Thomas Kilger
-
Patent number: 9718678Abstract: According to various embodiments, a package arrangement may include: a first encapsulation material; at least one electronic circuit at least partially embedded in the first encapsulation material, the at least one electronic circuit including a first contact pad structure at a first side of the at least one electronic circuit; at least one electromechanical device disposed over the first side of the at least one electronic circuit, the at least one electromechanical device including a second contact pad structure facing the first side of the at least one electronic circuit; a redistribution layer structure between the at least one electromechanical device and the at least one electronic circuit, the redistribution layer structure electrically connecting the first contact pad structure with the second contact pad structure, wherein a gap is provided between the at least one electromechanical device and the redistribution layer structure; a second encapsulation material at least partially covering the at leastType: GrantFiled: September 25, 2014Date of Patent: August 1, 2017Assignee: INFINEON TECHNOLOGIES AGInventors: Ulrich Wachter, Thomas Kilger
-
Patent number: 9711462Abstract: In various embodiments, a package arrangement may be provided. The package arrangement may include at least one chip. The package arrangement may further include encapsulation material at least partially encapsulating the chip. The package arrangement may also include a redistribution structure over a first side of the chip. The package arrangement may further include a metal structure over a second side of the chip. The second side may be opposite the first side. The package arrangement may additionally include at least one of a semiconductor structure and an electrically conductive plastic material structure electrically coupled to the redistribution structure and the metal structure to form a current path between the redistribution structure and the metal structure.Type: GrantFiled: May 8, 2013Date of Patent: July 18, 2017Assignee: Infineon Technologies AGInventors: Gottfried Beer, Dominic Maier, Ulrich Wachter, Daniel Kehrer
-
Patent number: 9620457Abstract: A method of manufacturing a semiconductor device package includes encapsulating at least partially a plurality of semiconductor chips with encapsulating material to form an encapsulation body. The encapsulation body has a first main surface and a second main surface. At least one of a metal layer and an organic layer is formed over the first main surface of the encapsulation body. At least one trace of the at least one of the metal layer and the organic layer is removed by laser ablation. The encapsulation body is then separated into a plurality of semiconductor device packages along the at least one trace.Type: GrantFiled: November 26, 2013Date of Patent: April 11, 2017Assignee: Infineon Technologies AGInventors: Ulrich Wachter, Eva Wagner, Gottfried Beer
-
Patent number: 9487392Abstract: A method of packaging integrated circuits includes providing a molded substrate that has a plurality of first semiconductor dies and a plurality of second semiconductor dies laterally spaced apart from one another and covered by a molding compound. The molding compound is thinned to expose at least some of the second semiconductor dies. The exposed second semiconductor dies are removed to form cavities in the molded substrate. A plurality of third semiconductor dies are inserted in the cavities formed in the molded substrate, and electrical connections are formed to the first semiconductor dies and to the third semiconductor dies.Type: GrantFiled: August 7, 2014Date of Patent: November 8, 2016Assignee: Infineon Technologies AGInventors: Ulrich Wachter, Dominic Maier, Thomas Kilger
-
Publication number: 20160163674Abstract: Integrated circuits are packaged by placing a plurality of semiconductor dies on a support substrate, each one of the semiconductor dies having a plurality of terminals at a side facing the support substrate and covering the semiconductor dies with a molding compound to form a molded structure. The support substrate is then removed from the molded structure to expose the side of the semiconductor dies with the terminals, and a metal redistribution layer is formed on the molded structure and in direct contact with the terminals of the semiconductor dies and the molding compound. The redistribution layer is formed without first forming a dielectric layer on a side of the molded structure with the terminals of the semiconductor dies. A corresponding molded substrate and individual molded semiconductor packages are also disclosed.Type: ApplicationFiled: February 15, 2016Publication date: June 9, 2016Inventors: Ulrich Wachter, Dominic Maier, Thomas Kilger
-
Publication number: 20160090294Abstract: According to various embodiments, a package arrangement may include: a first encapsulation material; at least one electronic circuit at least partially embedded in the first encapsulation material, the at least one electronic circuit including a first contact pad structure at a first side of the at least one electronic circuit; at least one electromechanical device disposed over the first side of the at least one electronic circuit, the at least one electromechanical device including a second contact pad structure facing the first side of the at least one electronic circuit; a redistribution layer structure between the at least one electromechanical device and the at least one electronic circuit, the redistribution layer structure electrically connecting the first contact pad structure with the second contact pad structure, wherein a gap is provided between the at least one electromechanical device and the redistribution layer structure; a second encapsulation material at least partially covering the at leastType: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Inventors: Ulrich Wachter, Thomas Kilger
-
Patent number: 9275878Abstract: Integrated circuits are packaged by placing a plurality of semiconductor dies on a support substrate, each one of the semiconductor dies having a plurality of terminals at a side facing the support substrate and covering the semiconductor dies with a molding compound to form a molded structure. The support substrate is then removed from the molded structure to expose the side of the semiconductor dies with the terminals, and a metal redistribution layer is formed on the molded structure and in direct contact with the terminals of the semiconductor dies and the molding compound. The redistribution layer is formed without first forming a dielectric layer on a side of the molded structure with the terminals of the semiconductor dies. A corresponding molded substrate and individual molded semiconductor packages are also disclosed.Type: GrantFiled: October 1, 2013Date of Patent: March 1, 2016Assignee: Infineon Technologies AGInventors: Ulrich Wachter, Dominic Maier, Thomas Kilger
-
Publication number: 20160035677Abstract: A method for forming a package arrangement is provided, which may include: arranging at least one chip over a carrier; at least partially encapsulating the at least one chip with encapsulation material, wherein the encapsulation material is formed such that at least a portion of the carrier is uncovered by the encapsulation material; forming an electrically conductive structure over the encapsulation material and on the portion of the carrier uncovered by the encapsulation material; removing the carrier; and then forming a redistribution structure over the chip and the electrically conductive structure, wherein the redistribution structure electrically couples the electrically conductive structure and the chip.Type: ApplicationFiled: August 4, 2014Publication date: February 4, 2016Inventors: Ulrich Wachter, Thomas Kilger
-
Patent number: 9147585Abstract: A number of semiconductor chips each include a first main face and a second main face opposite to the first main face. A first encapsulation layer is applied over the second main faces of the semiconductor chips. An electrical wiring layer is applied over the first main faces of the first semiconductor chips. A second encapsulation layer is applied over the electrical wiring layer. The thickness of the first encapsulation layer and the thicknesses of the first semiconductor chips is reduced. The structure can be singulated to obtain a plurality of semiconductor devices.Type: GrantFiled: November 7, 2014Date of Patent: September 29, 2015Assignee: Infineon Technologies AGInventors: Thomas Kilger, Ulrich Wachter, Dominic Maier, Gottfried Beer
-
Patent number: 9099454Abstract: A semiconductor package is manufactured by providing a semiconductor die with a terminal at a first side of the die, providing a material coupled to the die at an opposing second side of the die and embedding the die in a molding compound so that the die is covered by the molding compound on all sides except the first side. The molding compound is thinned at a side of the molding compound adjacent the second side of the die, to expose the material at the second side of the die without exposing the second side of the die. An electrical connection is formed to the terminal at the first side of the die. In the case of a transistor die, the terminal can be a source terminal and the transistor die can be attached source-down to a metal block such as a die paddle of a lead frame.Type: GrantFiled: August 12, 2013Date of Patent: August 4, 2015Assignee: Infineon Technologies AGInventors: Ulrich Wachter, Veronika Huber, Thomas Kilger, Ralf Otremba, Bernd Stadler, Dominic Maier, Klaus Schiess, Andreas Schlögl, Uwe Wahl
-
Publication number: 20150145149Abstract: A method of manufacturing a semiconductor device package includes encapsulating at least partially a plurality of semiconductor chips with encapsulating material to form an encapsulation body. The encapsulation body has a first main surface and a second main surface. At least one of a metal layer and an organic layer is formed over the first main surface of the encapsulation body. At least one trace of the at least one of the metal layer and the organic layer is removed by laser ablation. The encapsulation body is then separated into a plurality of semiconductor device packages along the at least one trace.Type: ApplicationFiled: November 26, 2013Publication date: May 28, 2015Inventors: Ulrich Wachter, Eva Wagner, Gottfried Beer
-
Publication number: 20150091171Abstract: Integrated circuits are packaged by placing a plurality of semiconductor dies on a support substrate, each one of the semiconductor dies having a plurality of terminals at a side facing the support substrate and covering the semiconductor dies with a molding compound to form a molded structure. The support substrate is then removed from the molded structure to expose the side of the semiconductor dies with the terminals, and a metal redistribution layer is formed on the molded structure and in direct contact with the terminals of the semiconductor dies and the molding compound. The redistribution layer is formed without first forming a dielectric layer on a side of the molded structure with the terminals of the semiconductor dies. A corresponding molded substrate and individual molded semiconductor packages are also disclosed.Type: ApplicationFiled: October 1, 2013Publication date: April 2, 2015Inventors: Ulrich Wachter, Dominic Maier, Thomas Kilger
-
Publication number: 20150064846Abstract: A number of semiconductor chips each include a first main face and a second main face opposite to the first main face. A first encapsulation layer is applied over the second main faces of the semiconductor chips. An electrical wiring layer is applied over the first main faces of the first semiconductor chips. A second encapsulation layer is applied over the electrical wiring layer. The thickness of the first encapsulation layer and the thicknesses of the first semiconductor chips is reduced. The structure can be singulated to obtain a plurality of semiconductor devices.Type: ApplicationFiled: November 7, 2014Publication date: March 5, 2015Inventors: Thomas Kilger, Ulrich Wachter, Dominic Maier, Gottfried Beer
-
Publication number: 20150041967Abstract: A semiconductor package is manufactured by providing a semiconductor die with a terminal at a first side of the die, providing a material coupled to the die at an opposing second side of the die and embedding the die in a molding compound so that the die is covered by the molding compound on all sides except the first side. The molding compound is thinned at a side of the molding compound adjacent the second side of the die, to expose the material at the second side of the die without exposing the second side of the die. An electrical connection is formed to the terminal at the first side of the die. In the case of a transistor die, the terminal can be a source terminal and the transistor die can be attached source-down to a metal block such as a die paddle of a lead frame.Type: ApplicationFiled: August 12, 2013Publication date: February 12, 2015Applicant: Infineon Technologies AGInventors: Ulrich Wachter, Veronika Huber, Thomas Kilger, Ralf Otremba, Bernd Stadler, Dominic Maier, Klaus Schiess, Andreas Schlögl, Uwe Wahl
-
Publication number: 20150028435Abstract: A method of packaging integrated circuits includes providing a molded substrate that has a plurality of first semiconductor dies and a plurality of second semiconductor dies laterally spaced apart from one another and covered by a molding compound. The molding compound is thinned to expose at least some of the second semiconductor dies. The exposed second semiconductor dies are removed to form cavities in the molded substrate. A plurality of third semiconductor dies are inserted in the cavities formed in the molded substrate, and electrical connections are formed to the first semiconductor dies and to the third semiconductor dies.Type: ApplicationFiled: August 7, 2014Publication date: January 29, 2015Inventors: Ulrich Wachter, Dominic Maier, Thomas Kilger
-
Patent number: 8912087Abstract: A method for manufacturing a chip package is provided. The method includes: forming an electrically insulating material over a chip side; selectively removing at least part of the electrically insulating material thereby forming a trench in the electrically insulating material, depositing electrically conductive material in the trench wherein the electrically conductive material is electrically connected to at least one contact pad formed over the chip side; forming an electrically conductive structure over the electrically insulating material, wherein at least part of the electrically conductive structure is in direct physical and electrical connection with the electrically conductive material; and depositing a joining structure over the electrically conductive structure.Type: GrantFiled: August 1, 2012Date of Patent: December 16, 2014Assignee: Infineon Technologies AGInventors: Josef Hirtreiter, Walter Hartner, Ulrich Wachter, Juergen Foerster