Patents by Inventor Vasily Grigorievich Atyunin
Vasily Grigorievich Atyunin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7278069Abstract: A data transmission apparatus and method employing the phase noise characteristics within the receiving registers to measure and control the characteristics of the channel as a function of the data pattern and to compensate for production tolerances within the channel by altering the timing characteristics of the signal at either the transmitter or receiver as a function of the data. Time offsets between different signals that form the communication channel are measured for different frequencies and/or for different data patterns transmitted through the channel and stored to compensate for an inter-signal skew by performing relative alignment of the measured offsets to a main clock edge.Type: GrantFiled: April 30, 2003Date of Patent: October 2, 2007Inventors: Igor Anatolievich Abrosimov, Vasily Grigorievich Atyunin, Alexander Roger Deas, Ilya Vasilievich Klotchkov
-
Patent number: 7026850Abstract: The present invention relates in general to the field of generation of precise electrical signals, in particular, to a technique for providing accurate delays of signals using a controllable delay line, and is applicable to the areas of high speed communication and memory testing equipment. According to the present invention, an auxiliary reference channel having a delay line which is identical to the main delay line is incorporated into vernier silicon die to allow automatic adjustment of the delay in the main delay line using a reference periodical signal applied to the auxiliary delay line.Type: GrantFiled: May 21, 2002Date of Patent: April 11, 2006Assignee: Acuid Corporation LimitedInventors: Vasily Grigorievich Atyunin, Alexander Roger Deas
-
Patent number: 6820234Abstract: A high speed communication apparatus with means for reducing timing uncertainty providing a high accuracy of transferring and receiving signals by intelligent skew calibration of the apparatus. The system for reducing timing uncertainty of a communication apparatus comprises a plurality of driving registers for transmitting signals; a plurality of receiving registers for receiving signals; a main clock for generating a main clock signal; a reference clock for generating reference signals for calibrating the registers; and a plurality of phase shift means comprising at least one set of phase shift means associated with each said plurality of registers, for the relative alignment of the register's timing within each plurality.Type: GrantFiled: October 1, 2001Date of Patent: November 16, 2004Assignee: Acuid LimitedInventors: Alexander Roger Deas, Ilya Valerievich Klotchkov, Igor Anatolievich Abrossimov, Vasily Grigorievich Atyunin
-
Patent number: 6788102Abstract: The present invention relates to a transmitter for high speed communication systems, comprising a plurality, preferably two, drivers each having series terminating resistor, wherein the series terminating resistors are joined at the transmission line. The drivers are controlled in two modes. In the first mode, a control unit supplies drivers with a signal which is a function of input data, to provide the transmitter drives a communication line with an output impedance equal to the parallel effect of all the terminating resistors. In the second mode, the control unit generates a signal to make the drivers with respective series terminating resistors acting as a parallel termination circuit. No actual data is transmitted in this mode. In a preferable embodiment, to achieve this, one driver or a group of drivers drives one logic level signal, while the other drivers drives the inverse to this signal.Type: GrantFiled: April 30, 2003Date of Patent: September 7, 2004Assignee: Acuid Corporation (Guernsey ) LimitedInventors: Vasily Grigorievich Atyunin, Alexander Roger Deas
-
Patent number: 6741095Abstract: A transmission system and method for transmission of digital data with impedance matching at the terminal ends reduces reflected signals due to impedance mismatch at the terminating ends and due to impedance transition areas in the transmission line. The transmission system includes a transmission line having a driver end connected to a driving circuit and a receiving end connected to a receiving circuit, each said end having an adjustable termination means connected thereto On the driver end of the transmission line said adjustable termination means is incorporated in the driving circuit, while on the receiver end of the transmission line said adjustable termination means is connected in parallel with the receiving circuit. Thus, both the reflections produced on the ends of a transmission line and the reflections resulting from discontinuities within a transmission line will be terminated.Type: GrantFiled: May 21, 2002Date of Patent: May 25, 2004Assignee: Aucid Corporation, LimitedInventors: Igor Anatolievich Abrosimov, Vasily Grigorievich Atyunin
-
Publication number: 20030234677Abstract: The present invention relates to a transmitter for high speed communication systems, comprising a plurality, preferably two, drivers each having series terminating resistor, wherein the series terminating resistors are joined at the transmission line. The drivers are controlled in two modes.Type: ApplicationFiled: April 30, 2003Publication date: December 25, 2003Inventors: Vasily Grigorievich Atyunin, Alexander Roger Deas
-
Publication number: 20030208717Abstract: A high speed communication apparatus with means for reducing timing uncertainty providing a high accuracy of transferring and receiving signals by intelligent skew calibration of the apparatus. The system for reducing timing uncertainty of a communication apparatus comprises a plurality of driving registers for transmitting signals; a plurality of receiving registers for receiving signals; a main clock for generating a main clock signal; a reference clock for generating reference signals for calibrating the registers; and a plurality of phase shift means comprising at least one set of phase shift means associated with each said plurality of registers, for the relative alignment of the register's timing within each plurality.Type: ApplicationFiled: October 1, 2001Publication date: November 6, 2003Applicant: ACUID CORPORATION LIMITEDInventors: Ilya Valerievich Klotchkov, Igor Anatolievich Abrossimov, Vasily Grigorievich Atyunin
-
Patent number: 6642764Abstract: A high precision receiver with a means to reduce or compensate the skew caused by the receiver's hysteresis by using a dynamic reference that is varied depending on a current output signal. To avoid oscillation, the reference signal can be switched over with a certain delay.Type: GrantFiled: December 10, 2001Date of Patent: November 4, 2003Assignee: Acuid Corporation (Guernsey) LimitedInventors: Alexander Roger Deas, Vasily Grigorievich Atyunin, Igor Anatolievich Abrosimov
-
Publication number: 20030198309Abstract: A data transmission means and method employing the phase noise characteristics within the receiving registers to measure and control the characteristics of the channel as a function of the data pattern and to compensate for production tolerances within the channel by altering the timing characteristics of the signal at either the transmitter or receiver as a function of the data. Time offsets between different signals that form the communication channel are measured for different frequencies and/or for different data patterns transmitted through the channel and stored to compensate for an inter-signal skew by performing relative alignment of the measured offsets to a main clock edge.Type: ApplicationFiled: April 30, 2003Publication date: October 23, 2003Inventors: Igor Anatolievich Abrosimov, Vasily Grigorievich Atyunin, Alexander Roger Deas, Ilya Valerievich Klotchkov
-
Publication number: 20030043900Abstract: An adaptive equaliser comprises a variable filter, means for measuring a received signal and control means for adjusting the filter parameters, wherein the filter parameters are adjusted based on the width of the eye opening measured in the eye diagram of the received signal. The received signal is scanned at a variable voltage or current threshold to construct a digitised representation. This information is applied to establish the correct coefficients in an equalisation filter that compensates for the distortion of the channel. The filter may be arranged in the receiver, in the transmitter, or both in the transmitter and the receiver.Type: ApplicationFiled: August 28, 2002Publication date: March 6, 2003Inventors: Alexander Roger Deas, Igor Anatolievich Abrosimov, Vasily Grigorievich Atyunin
-
Publication number: 20020196061Abstract: The present invention relates in general to the field of generation of precise electrical signals, in particular, to a technique for providing accurate delays of signals using a controllable delay line, and is applicable to the areas of high speed communication and memory testing equipment. According to the present invention, an auxiliary reference channel having a delay line which is identical to the main delay line is incorporated into vernier silicon die to allow automatic adjustment of the delay in the main delay line using a reference periodical signal applied to the auxiliary delay line.Type: ApplicationFiled: May 21, 2002Publication date: December 26, 2002Applicant: ACUID CORPORATIONInventors: Vasily Grigorievich Atyunin, Alexander Roger Deas
-
Publication number: 20020190746Abstract: A transmission system and method for transmission of digital data with impedance matching at the terminal ends reduces reflected signals due to impedance mismatch at the terminating ends and due to impedance transition areas in the transmission line. The transmission system includes a transmission line having a driver end connected to a driving circuit and a receiving end connected to a receiving circuit, each said end having an adjustable termination means connected thereto On the driver end of the transmission line said adjustable termination means is incorporated in the driving circuit, while on the receiver end of the transmission line said adjustable termination means is connected in parallel with the receiving circuit. Thus, both the reflections produced on the ends of a transmission line and the reflections resulting from discontinuities within a transmission line will be terminated.Type: ApplicationFiled: May 21, 2002Publication date: December 19, 2002Applicant: ACUID CORPORATIONInventors: Igor Anatolievich Abrosimov, Vasily Grigorievich Atyunin
-
Patent number: 6480021Abstract: The present invention relates generally to the transmission of digital data. More particularly, the invention relates to a high-speed data transmission between integral circuits (ICs) or chips. A data transmission means for high-speed transmission of digital data is proposed, the data transmission means comprising: at least one driver for driving a transmission line; and a timing deskewing means connected thereto, wherein the timing deskewing means comprises a storage means for recording and storing information on skew caused by inter-symbol interference and cross-talk influence in the transmission line, for at least one data pattern transmitted through the transmission line; and an adjustment means for generating and applying a correction to the timing position of a signal transition between two logical levels, the correction being generated on the basis of the information stored in the storage means, so as to compensate for the above skew.Type: GrantFiled: November 6, 2001Date of Patent: November 12, 2002Assignee: Acuid Corporation LimitedInventors: Alexander Roger Deas, Vasily Grigorievich Atyunin, Igor Anatolievich Abrosimov
-
Publication number: 20020070774Abstract: A high precision receiver with a means to reduce or compensate the skew caused by the receiver's hysteresis by using a dynamic reference that is varied depending on a current output signal. To avoid oscillation, the reference signal can be switched over with a certain delay.Type: ApplicationFiled: December 10, 2001Publication date: June 13, 2002Inventors: Alexander Roger Deas, Vasily Grigorievich Atyunin, Igor Anatolievich Abrosimov
-
Publication number: 20020051506Abstract: The present invention relates generally to the transmission of digital data. More particularly, the invention relates to a high-speed data transmission between integral circuits (ICs) or chips.Type: ApplicationFiled: November 6, 2001Publication date: May 2, 2002Inventors: Alexander Roger Deas, Vasily Grigorievich Atyunin, Igor Anatolievich Abrosimov
-
Publication number: 20020052186Abstract: Low swing communication system wherein the output driver's signal is used to adjust the driver's swing to the receiver's parameters, in particular, the hysteresis at the receiver. The receiver generates a signal indicative of parameters bearing information on the maximum and minimum levels, e.g. voltage, current or other levels, to cause a signal to be received as a logical one and as a logical zero. This parameter signal may be digital, but is preferably a differential analogue signal. The parameters influence the signal swing of the driver.Type: ApplicationFiled: November 6, 2001Publication date: May 2, 2002Inventors: Alexander Roger Deas, Vasily Grigorievich Atyunin