Patents by Inventor Vijay Bharat Nijhawan
Vijay Bharat Nijhawan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11341076Abstract: A hot-plugged PCIe device configuration system includes a PCIe device with a PCIe configuration space having PCIe configuration space registers. A computing system includes a PCIe connector and a PCIe setting record database storing a first PCIe setting record having a first register write location value and first register value information. The computing system detects that the PCIe device has been hot-plugged into the PCIe connector, and uses the first register write location value in the first PCIe setting record to determine a location in the PCIe configuration space that provides a first PCIe configuration space register. The computing system then uses the first register value information in the first PCIe setting record to determine at least one register value change for the first PCIe configuration register, and writes the at least one register value change to the first PCIe configuration space register using the location.Type: GrantFiled: November 24, 2020Date of Patent: May 24, 2022Assignee: Dell Products L.P.Inventors: Austin Patrick Bolen, Vijay Bharat Nijhawan
-
Patent number: 11269715Abstract: In accordance with embodiments of the present disclosure, an information handling system may include a processor, a memory communicatively coupled to the processor and comprising a plurality of non-volatile memories, and a failure analysis module comprising a program of instructions, the failure analysis module configured to, when read and executed by the processor, set a predictive failure threshold for each of the plurality of non-volatile memories based at least on functional parameters of such non-volatile memory, and adapt the predictive failure threshold for each of the plurality of non-volatile memories based at least on health status parameters of such non-volatile memory.Type: GrantFiled: May 5, 2018Date of Patent: March 8, 2022Assignee: Dell Products L.P.Inventors: Vijay Bharat Nijhawan, Wade Andrew Butcher, Vadhiraj Sankaranarayanan
-
Patent number: 11243757Abstract: A method, and systems and articles of manufacture for performing the method, may be provided for use in an information handling system comprising one or more processors and a memory system communicatively coupled to the one or more processors. The method may include enumerating memory modules of the memory system and installing a concurrent firmware protocol to each of the memory modules, wherein the concurrent firmware protocol is configured to individually execute an update routine on each of the memory modules. The update routine may be configured to, on each memory module, store a to-be-applied firmware update in a protected non-volatile region of the memory module and pull the to-be-applied firmware update from the protected non-volatile region of the memory module and perform a self-update of firmware for the memory module.Type: GrantFiled: December 3, 2018Date of Patent: February 8, 2022Assignee: Dell Products L.P.Inventors: Raveendra Babu Madala, Sumanth Vidyadhara, Santosh Gore, Vijay Bharat Nijhawan
-
Publication number: 20210081349Abstract: A hot-plugged PCIe device configuration system includes a PCIe device with a PCIe configuration space having PCIe configuration space registers. A computing system includes a PCIe connector and a PCIe setting record database storing a first PCIe setting record having a first register write location value and first register value information. The computing system detects that the PCIe device has been hot-plugged into the PCIe connector, and uses the first register write location value in the first PCIe setting record to determine a location in the PCIe configuration space that provides a first PCIe configuration space register. The computing system then uses the first register value information in the first PCIe setting record to determine at least one register value change for the first PCIe configuration register, and writes the at least one register value change to the first PCIe configuration space register using the location.Type: ApplicationFiled: November 24, 2020Publication date: March 18, 2021Inventors: Austin Patrick Bolen, Vijay Bharat Nijhawan
-
Patent number: 10877918Abstract: An information handling system includes an I/O device, a first processor die coupled to the I/O device, a second processor die coupled to the first processor die, and to no I/O device, and boot process logic. The boot process logic determines that the first processor die is coupled to the I/O device and that the second processor die is coupled to no I/O device, determines that an operating environment of the information handling system is capable of utilizing a maximum of Z processor cores, where Z is an integer number that is greater than X and less than the sum of X+Y, and enables Z processor cores on the first and second processor dies by enabling the X processor cores on the first processor die, and enabling the remainder of cores, equal to Z?X, on the second processor die, based upon the determination that the second processor die is coupled to no I/O device.Type: GrantFiled: April 15, 2020Date of Patent: December 29, 2020Assignee: Dell Products, L.P.Inventors: Mukund P. Khatri, Vijay Bharat Nijhawan
-
Patent number: 10853299Abstract: A hot-plugged PCIe device configuration system includes a PCIe device with a PCIe configuration space having PCIe configuration space registers. A computing system includes a PCIe connector and a PCIe setting record database storing a first PCIe setting record having a first register write location value and first register value information. The computing system detects that the PCIe device has been hot-plugged into the PCIe connector, and uses the first register write location value in the first PCIe setting record to determine a location in the PCIe configuration space that provides a first PCIe configuration space register. The computing system then uses the first register value information in the first PCIe setting record to determine at least one register value change for the first PCIe configuration register, and writes the at least one register value change to the first PCIe configuration space register using the location.Type: GrantFiled: September 15, 2017Date of Patent: December 1, 2020Assignee: Dell Products L.P.Inventors: Austin Patrick Bolen, Vijay Bharat Nijhawan
-
Publication number: 20200242067Abstract: An information handling system includes an I/O device, a first processor die coupled to the I/O device, a second processor die coupled to the first processor die, and to no I/O device, and boot process logic. The boot process logic determines that the first processor die is coupled to the I/O device and that the second processor die is coupled to no I/O device, determines that an operating environment of the information handling system is capable of utilizing a maximum of Z processor cores, where Z is an integer number that is greater than X and less than the sum of X+Y, and enables Z processor cores on the first and second processor dies by enabling the X processor cores on the first processor die, and enabling the remainder of cores, equal to Z?X, on the second processor die, based upon the determination that the second processor die is coupled to no I/O device.Type: ApplicationFiled: April 15, 2020Publication date: July 30, 2020Inventors: Mukund P. Khatri, Vijay Bharat Nijhawan
-
Publication number: 20200174772Abstract: A method, and systems and articles of manufacture for performing the method, may be provided for use in an information handling system comprising one or more processors and a memory system communicatively coupled to the one or more processors. The method may include enumerating memory modules of the memory system and installing a concurrent firmware protocol to each of the memory modules, wherein the concurrent firmware protocol is configured to individually execute an update routine on each of the memory modules. The update routine may be configured to, on each memory module, store a to-be-applied firmware update in a protected non-volatile region of the memory module and pull the to-be-applied firmware update from the protected non-volatile region of the memory module and perform a self-update of firmware for the memory module.Type: ApplicationFiled: December 3, 2018Publication date: June 4, 2020Applicant: Dell Products L.P.Inventors: Raveendra Babu MADALA, Sumanth VIDYAHARA, Santosh GORE, Vijay Bharat NIJHAWAN
-
Patent number: 10649943Abstract: An information handling system includes an I/O device, a first processor die coupled to the I/O device, a second processor die coupled to the first processor die, and to no I/O device, and boot process logic. The boot process logic determines that the first processor die is coupled to the I/O device and that the second processor die is coupled to no I/O device, determines that an operating environment of the information handling system is capable of utilizing a maximum of Z processor cores, where Z is an integer number that is greater than X and less than the sum of X+Y, and enables Z processor cores on the first and second processor dies by enabling the X processor cores on the first processor die, and enabling the remainder of cores, equal to Z?X, on the second processor die, based upon the determination that the second processor die is coupled to no I/O device.Type: GrantFiled: May 26, 2017Date of Patent: May 12, 2020Assignee: Dell Products, L.P.Inventors: Mukund P. Khatri, Vijay Bharat Nijhawan
-
Patent number: 10599849Abstract: A security module authentication system includes a processing system that is configured to authenticate a security module based on a processing system type of the processing system. The system also includes a Basic Input/Output System (BIOS) coupled to the processing system and that includes a BIOS storage device. The BIOS storage stores a plurality of security modules each of which corresponds to a different processing system type. The BIOS is configured to utilize any of the plurality of security modules to perform a secure boot. The BIOS storage also stores an image table that identifies a first location in the BIOS storage of a first security module of the plurality of security modules. The first security module is authenticable by the processing system based on the processing system type of the processing system.Type: GrantFiled: May 3, 2018Date of Patent: March 24, 2020Assignee: Dell Products L.P.Inventors: Vijay Bharat Nijhawan, Ching-Lung Chao, Jayanth Raghuram
-
Publication number: 20190340365Abstract: A security module authentication system includes a processing system that is configured to authenticate a security module based on a processing system type of the processing system. The system also includes a Basic Input/Output System (BIOS) coupled to the processing system and that includes a BIOS storage device. The BIOS storage stores a plurality of security modules each of which corresponds to a different processing system type. The BIOS is configured to utilize any of the plurality of security modules to perform a secure boot. The BIOS storage also stores an image table that identifies a first location in the BIOS storage of a first security module of the plurality of security modules. The first security module is authenticable by the processing system based on the processing system type of the processing system.Type: ApplicationFiled: May 3, 2018Publication date: November 7, 2019Inventors: Vijay Bharat Nijhawan, Ching-Lung Chao, Jayanth Raghuram
-
Publication number: 20190340060Abstract: In accordance with embodiments of the present disclosure, an information handling system may include a processor, a memory communicatively coupled to the processor and comprising a plurality of non-volatile memories, and a failure analysis module comprising a program of instructions, the failure analysis module configured to, when read and executed by the processor, set a predictive failure threshold for each of the plurality of non-volatile memories based at least on functional parameters of such non-volatile memory, and adapt the predictive failure threshold for each of the plurality of non-volatile memories based at least on health status parameters of such non-volatile memory.Type: ApplicationFiled: May 5, 2018Publication date: November 7, 2019Applicant: Dell Products L.P.Inventors: Vijay Bharat NIJHAWAN, Wade Andrew BUTCHER, Vadhiraj SANKARANARAYANAN
-
Patent number: 10395037Abstract: An information handling system may include a non-volatile memory and a processor system coupled to the non-volatile memory to access the non-volatile memory. The processor system may include a processor core and a corresponding platform security processor (PSP) having PSP memory. A BIOS of the processor system running on the processor core may store data at locations in the non-volatile memory and provide these memory locations to the PSP. The PSP stores these non-volatile memory locations in PSP memory and maintains the data in the non-volatile memory at the locations during an event affecting the processor system.Type: GrantFiled: April 18, 2017Date of Patent: August 27, 2019Assignee: Dell Products, LPInventors: Anh Luong, Vijay Bharat Nijhawan
-
Patent number: 10303487Abstract: A method, information handling system (IHS) and sub-system for enabling booting of the IHS using different operating system configurations. The method includes retrieving, via a processor, a unified extensible firmware interface (UEFI) image from a storage device and initializing at least one UEFI runtime service. The processor determines if a memory map corresponding to the UEFI runtime service defines multiple memory descriptors. In response to determining that the memory map defines multiple memory descriptors, a common memory descriptor is identified. The UEFI runtime service and the corresponding memory map are aligned to the common memory descriptor. The aligned UEFI runtime service and the corresponding memory map are copied to a system memory of the IHS. The operating system is booted, wherein the aligned UEFI runtime service and the corresponding memory map are compatible with operating systems that support single runtime memory descriptors.Type: GrantFiled: May 18, 2016Date of Patent: May 28, 2019Assignee: Dell Products, L.P.Inventors: Sumanth Vidyadhara, Parmeshwr Prasad, Vijay Bharat Nijhawan
-
Patent number: 10152264Abstract: A memory device update system includes a computing device couple to a management device. While the computing device is in a pre-boot environment, a memory device update engine in the computing device assigns a memory type, which is associated with the storage of memory device update information, to memory region(s) in a memory subsystem in the computing device. Subsequent to a boot of the computing device such that the computing device is in a runtime environment, the memory device update engine retrieves memory device update information from the management device and uses a data communication interface between the memory device update engine and the memory subsystem to write the memory device update information to the memory region(s) that were assigned the memory type. While the computing device is in the runtime environment, the memory subsystem then uses the memory device update information to update the memory subsystem.Type: GrantFiled: August 11, 2017Date of Patent: December 11, 2018Assignee: Dell Products L.P.Inventors: Wade Andrew Butcher, Vijay Bharat Nijhawan, Vadhiraj Sankaranarayanan
-
Publication number: 20180341614Abstract: An information handling system includes an I/O device, a first processor die coupled to the I/O device, a second processor die coupled to the first processor die, and to no I/O device, and boot process logic. The boot process logic determines that the first processor die is coupled to the I/O device and that the second processor die is coupled to no I/O device, determines that an operating environment of the information handling system is capable of utilizing a maximum of Z processor cores, where Z is an integer number that is greater than X and less than the sum of X+Y, and enables Z processor cores on the first and second processor dies by enabling the X processor cores on the first processor die, and enabling the remainder of cores, equal to Z?X, on the second processor die, based upon the determination that the second processor die is coupled to no I/O device.Type: ApplicationFiled: May 26, 2017Publication date: November 29, 2018Inventors: Mukund P. Khatri, Vijay Bharat Nijhawan
-
Publication number: 20180300485Abstract: An information handling system may include a non-volatile memory and a processor system coupled to the non-volatile memory to access the non-volatile memory. The processor system may include a processor core and a corresponding platform security processor (PSP) having PSP memory. A BIOS of the processor system running on the processor core may store data at locations in the non-volatile memory and provide these memory locations to the PSP. The PSP stores these non-volatile memory locations in PSP memory and maintains the data in the non-volatile memory at the locations during an event affecting the processor system.Type: ApplicationFiled: April 18, 2017Publication date: October 18, 2018Inventors: Anh Luong, Vijay Bharat Nijhawan
-
Patent number: 10101928Abstract: An information handling system for enhanced system management mode (SMM) security may include a processor, system management random access memory (SMRAM), persistent memory, and basic input/output (BIOS) memory. The system may include instructions that, when loaded and executed by the processor, cause the processor to initialize the memory, initialize the BIOS memory, initialize the persistent memory, and check whether the system has previously executed a power-on self test (POST) routine. Based on a determination that the system has not previously executed a POST routine, the processor may unzip the SMM Code located in the BIOS memory store the unzipped SMM Code in the persistent memory and in the SMRAM. Based on a determination that the system has previously executed a POST routine, the processor may create a duplicate copy of the SMM Code from the persistent memory and store the duplicate copy in the SMRAM.Type: GrantFiled: February 19, 2016Date of Patent: October 16, 2018Assignee: Dell Products L.P.Inventors: Vijay Bharat Nijhawan, Sumanth Vidyadhara
-
Publication number: 20170337064Abstract: A method, information handling system (IHS) and sub-system for enabling booting of the IHS using different operating system configurations. The method includes retrieving, via a processor, a unified extensible firmware interface (UEFI) image from a storage device and initializing at least one UEFI runtime service. The processor determines if a memory map corresponding to the UEFI runtime service defines multiple memory descriptors. In response to determining that the memory map defines multiple memory descriptors, a common memory descriptor is identified. The UEFI runtime service and the corresponding memory map are aligned to the common memory descriptor. The aligned UEFI runtime service and the corresponding memory map are copied to a system memory of the IHS. The operating system is booted, wherein the aligned UEFI runtime service and the corresponding memory map are compatible with operating systems that support single runtime memory descriptors.Type: ApplicationFiled: May 18, 2016Publication date: November 23, 2017Inventors: SUMANTH VIDYADHARA, PARMESHWR PRASAD, VIJAY BHARAT NIJHAWAN
-
Publication number: 20170242598Abstract: An information handling system for enhanced system management mode (SMM) security may include a processor, system management random access memory (SMRAM), persistent memory, and basic input/output (BIOS) memory. The system may include instructions that, when loaded and executed by the processor, cause the processor to initialize the memory, initialize the BIOS memory, initialize the persistent memory, and check whether the system has previously executed a power-on self test (POST) routine. Based on a determination that the system has not previously executed a POST routine, the processor may unzip the SMM Code located in the BIOS memory store the unzipped SMM Code in the persistent memory and in the SMRAM. Based on a determination that the system has previously executed a POST routine, the processor may create a duplicate copy of the SMM Code from the persistent memory and store the duplicate copy in the SMRAM.Type: ApplicationFiled: February 19, 2016Publication date: August 24, 2017Inventors: Vijay Bharat Nijhawan, Sumanth Vidyadhara