Patents by Inventor Vilas K. Sridharan
Vilas K. Sridharan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240004744Abstract: An apparatus and method for supporting communication during error handling in a computing system. A computing system includes a first partition and a second partition, each capable of performing error management based on a respective machine check architecture (MCA). When a host processor in the first partition detects an error that requires information from processor cores of the second partition, the host processor generates an access request with a target address pointing to a storage location in a memory of the second partition, not the first partition. When the host processor receives the requested error log information from the second partition, the host processor completes processing of the error. To support the host processor in generating the target address for the access request, during an earlier bootup operation, the second partition communicates the hardware topology of the second partition to the host processor.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Vilas K. Sridharan, Dean A. Liberty, Magiting Talisayon, Srikanth Masanam
-
Publication number: 20240004750Abstract: An apparatus and method for supporting communication during error handling in a computing system. A computing system includes a first partition and a second partition, each capable of performing error management based on a respective machine check architecture (MCA). The first partition includes a host processor that executes an exception handler for managing reported errors. A message converter unit of the second partition assists in generating messages based on detected errors in the second partition. The message converter unit receives requests from hardware components of the second partition for handling errors and translates MCA addresses between the first partition and the second partition. To support the message converter unit, during an earlier bootup operation, the second partition communicates the hardware topology of the second partition to the host processor, and the host processor sends address translation information.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Vilas K. Sridharan, Magiting Talisayon, Srikanth Masanam, Dean A. Liberty
-
Patent number: 11657004Abstract: A method and system for memory attack mitigation in a memory device includes receiving, at a memory controller, an allocation of a page in memory. One or more device controllers detects an aggressor-victim set within the memory. Based upon the detection, an address of the allocated page is identified for further action.Type: GrantFiled: December 17, 2020Date of Patent: May 23, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Sudhanva Gurumurthi, Vilas K. Sridharan
-
Publication number: 20220197827Abstract: A method and system for memory attack mitigation in a memory device includes receiving, at a memory controller, an allocation of a page in memory. One or more device controllers detects an aggressor-victim set within the memory. Based upon the detection, an address of the allocated page is identified for further action.Type: ApplicationFiled: December 17, 2020Publication date: June 23, 2022Applicant: Advanced Micro Devices, Inc.Inventors: Sudhanva Gurumurthi, Vilas K. Sridharan
-
Publication number: 20210342241Abstract: A method and apparatus for predicting and managing a device failure includes responsive to a predicted failure of a memory device, the predicted failure based on sensor data associated with the memory device, determining a further action for the memory device.Type: ApplicationFiled: April 29, 2020Publication date: November 4, 2021Applicant: Advanced Micro Devices, Inc.Inventors: Sudhanva Gurumurthi, Vilas K. Sridharan
-
Patent number: 11061753Abstract: Systems, apparatuses, and methods for implementing a hardware enforcement mechanism to enable platform-specific firmware visibility into an error state ahead of the operating system are disclosed. A system includes at least one or more processor cores, control logic, a plurality of registers, platform-specific firmware, and an operating system (OS). The control logic allows the platform-specific firmware to decide if and when the error state is visible to the OS. In some cases, the platform-specific firmware blocks the OS from accessing the error state. In other cases, the platform-specific firmware allows the OS to access the error state such as when the OS needs to unmap a page. The control logic enables the platform-specific firmware, rather than the OS, to make decisions about the replacement of faulty components in the system.Type: GrantFiled: March 29, 2018Date of Patent: July 13, 2021Assignee: Advanced Micro Devices, Inc.Inventors: Dean A. Liberty, Vilas K. Sridharan, Michael T. Clark, Jelena Ilic, David S. Christie, James R. Williamson, Cristian Constantinescu
-
Publication number: 20210182135Abstract: A method and apparatus for predicting and managing a fault in memory includes detecting an error in data. The error is compared to one or more stored errors in a filter, and based upon the comparison, the error is predicted as a transient error or a permanent error for further action.Type: ApplicationFiled: December 17, 2019Publication date: June 17, 2021Applicant: Advanced Micro Devices, Inc.Inventors: Sudhanva Gurumurthi, Vilas K. Sridharan
-
Publication number: 20190303230Abstract: Systems, apparatuses, and methods for implementing a hardware enforcement mechanism to enable platform-specific firmware visibility into an error state ahead of the operating system are disclosed. A system includes at least one or more processor cores, control logic, a plurality of registers, platform-specific firmware, and an operating system (OS). The control logic allows the platform-specific firmware to decide if and when the error state is visible to the OS. In some cases, the platform-specific firmware blocks the OS from accessing the error state. In other cases, the platform-specific firmware allows the OS to access the error state such as when the OS needs to unmap a page. The control logic enables the platform-specific firmware, rather than the OS, to make decisions about the replacement of faulty components in the system.Type: ApplicationFiled: March 29, 2018Publication date: October 3, 2019Inventors: Dean A. Liberty, Vilas K. Sridharan, Michael T. Clark, Jelena Ilic, David S. Christie, James R. Williamson, Cristian Constantinescu
-
Patent number: 9734059Abstract: A method of way prediction for a data cache having a plurality of ways is provided. Responsive to an instruction to access a stack data block, the method accesses identifying information associated with a plurality of most recently accessed ways of a data cache to determine whether the stack data block resides in one of the plurality of most recently accessed ways of the data cache, wherein the identifying information is accessed from a subset of an array of identifying information corresponding to the plurality of most recently accessed ways; and when the stack data block resides in one of the plurality of most recently accessed ways of the data cache, the method accesses the stack data block from the data cache.Type: GrantFiled: July 18, 2013Date of Patent: August 15, 2017Assignee: Advanced Micro Devices, Inc.Inventors: Lena E. Olson, Yasuko Eckert, Vilas K. Sridharan, James M. O'Connor, Mark D. Hill, Srilatha Manne
-
Patent number: 9354970Abstract: A method and device are described for encoding erroneous data in an error correction code (ECC) protected memory. In one embodiment, incoming data including a plurality of data symbols and a data integrity marker is received. At least one extra symbol is used to mark the incoming data as error-free data or erroneous data (i.e., poison) based on the data integrity marker. ECC may be created to protect the data symbols. The ECC may include a plurality of check symbols, a plurality of unused symbols and the at least one extra symbol. In another embodiment, an error marker may be propagated from a single ECC word to all ECC words of data block (e.g., a cache line, a page, and the like) to prevent errors due to corruption of the error marker caused by faulty memory in the erroneous ECC word.Type: GrantFiled: March 31, 2014Date of Patent: May 31, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Ross V. La Fetra, Vilas K. Sridharan, Vydhyanathan Kalyanasundharam, Dean A. Liberty, Amit P. Apte
-
Patent number: 9298615Abstract: A method of partitioning a data cache comprising a plurality of sets, the plurality of sets comprising a plurality of ways, is provided. Responsive to a stack data request, the method stores a cache line associated with the stack data in one of a plurality of designated ways of the data cache, wherein the plurality of designated ways is configured to store all requested stack data.Type: GrantFiled: July 19, 2013Date of Patent: March 29, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Lena E. Olson, Yasuko Eckert, Vilas K. Sridharan, James M. O'Connor, Mark D. Hill, Srilatha Manne
-
Patent number: 9229803Abstract: A method of managing memory includes installing a first cacheline at a first location in a cache memory and receiving a write request. In response to the write request, the first cacheline is modified in accordance with the write request and marked as dirty. Also in response to the write request, a second cacheline is installed that duplicates the first cacheline, as modified in accordance with the write request, at a second location in the cache memory.Type: GrantFiled: December 19, 2012Date of Patent: January 5, 2016Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Gabriel H. Loh, Vilas K. Sridharan, James M. O'Connor, Jaewoong Sim
-
Patent number: 9189326Abstract: Hard errors in the memory array can be detected and corrected in real-time using reusable entries in an error status buffer. Data may be rewritten to a portion of a memory array and a register in response to a first error in data read from the portion of the memory array. The rewritten data may then be written from the register to an entry of an error status buffer in response to the rewritten data read from the register differing from the rewritten data read from the portion of the memory array.Type: GrantFiled: October 8, 2013Date of Patent: November 17, 2015Assignee: Advanced Micro Devices, Inc.Inventors: John Kalamatianos, Johnsy Kanjirapallil John, Robert Gelinas, Vilas K. Sridharan, Phillip E. Nevius
-
Publication number: 20150293845Abstract: Described is a system and method for a multi-level memory hierarchy. Each level is based on different attributes including, for example, power, capacity, bandwidth, reliability, and volatility. In some embodiments, the different levels of the memory hierarchy may use an on-chip stacked dynamic random access memory, (providing fast, high-bandwidth, low-energy access to data) and an off-chip non-volatile random access memory, (providing low-power, high-capacity storage), in order to provide higher-capacity, lower power, and higher-bandwidth performance. The multi-level memory may present a unified interface to a processor so that specific memory hardware and software implementation details are hidden. The multi-level memory enables the illusion of a single-level memory that satisfies multiple conflicting constraints. A comparator receives a memory address from the processor, processes the address and reads from or writes to the appropriate memory level.Type: ApplicationFiled: April 11, 2014Publication date: October 15, 2015Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Lisa R. Hsu, James M. O'Connor, Vilas K. Sridharan, Gabriel H. Loh, Nuwan S. Jayasena, Bradford M. Beckmann
-
Publication number: 20150278016Abstract: A method and device are described for encoding erroneous data in an error correction code (ECC) protected memory. In one embodiment, incoming data including a plurality of data symbols and a data integrity marker is received. At least one extra symbol is used to mark the incoming data as error-free data or erroneous data (i.e., poison) based on the data integrity marker. ECC may be created to protect the data symbols. The ECC may include a plurality of check symbols, a plurality of unused symbols and the at least one extra symbol. In another embodiment, an error marker may be propagated from a single ECC word to all ECC words of data block (e.g., a cache line, a page, and the like) to prevent errors due to corruption of the error marker caused by faulty memory in the erroneous ECC word.Type: ApplicationFiled: March 31, 2014Publication date: October 1, 2015Applicant: Advanced Micro Devices, Inc.Inventors: Ross V. La Fetra, Vilas K. Sridharan, Vydhyanathan Kalyanasundharam, Dean A. Liberty, Amit P. Apte
-
Patent number: 9106260Abstract: A processor system as presented herein includes a processor core, cache memory coupled to the processor core, a memory controller coupled to the cache memory, and a system memory component coupled to the memory controller. The system memory component includes a plurality of independent memory channels configured to store data blocks, wherein the memory controller controls the storing of parity bits in at least one of the plurality of independent memory channels. In some implementations, the system memory is realized as a die-stacked memory component.Type: GrantFiled: December 19, 2012Date of Patent: August 11, 2015Assignee: ADVANCED MICRO DEVICES, INC.Inventors: James M. O'Connor, Vilas K. Sridharan, Gabriel H. Loh
-
Publication number: 20150100848Abstract: Hard errors in the memory array can be detected and corrected in real-time using reusable entries in an error status buffer. Data may be rewritten to a portion of a memory array and a register in response to a first error in data read from the portion of the memory array. The rewritten data may then be written from the register to an entry of an error status buffer in response to the rewritten data read from the register differing from the rewritten data read from the portion of the memory array.Type: ApplicationFiled: October 8, 2013Publication date: April 9, 2015Applicant: Advanced Micro Devices, Inc.Inventors: John Kalamatianos, Johnsy Kanjirapallil John, Robert Gelinas, Vilas K. Sridharan, Phillip E. Nevius
-
Patent number: 8984368Abstract: An integrated circuit includes a memory having an address space and a memory controller coupled to the memory for accessing the address space in response to received memory accesses. The memory controller further accesses a plurality of data elements in a first portion of the address space, and reliability data corresponding to the plurality of data elements in a second portion of the address space.Type: GrantFiled: October 11, 2012Date of Patent: March 17, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Gabriel H. Loh, Vilas K. Sridharan
-
Publication number: 20140173378Abstract: A processor system as presented herein includes a processor core, cache memory coupled to the processor core, a memory controller coupled to the cache memory, and a system memory component coupled to the memory controller. The system memory component includes a plurality of independent memory channels configured to store data blocks, wherein the memory controller controls the storing of parity bits in at least one of the plurality of independent memory channels. In some implementations, the system memory is realized as a die-stacked memory component.Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: James M. O'Connor, Vilas K. Sridharan, Gabriel H. Loh
-
Publication number: 20140173379Abstract: A method of managing memory includes installing a first cacheline at a first location in a cache memory and receiving a write request. In response to the write request, the first cacheline is modified in accordance with the write request and marked as dirty. Also in response to the write request, a second cacheline is installed that duplicates the first cacheline, as modified in accordance with the write request, at a second location in the cache memory.Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Gabriel H. LOH, Vilas K. Sridharan, James M. O'Connor, Jaewoong Sim