Patents by Inventor Virinder Grewal
Virinder Grewal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7658969Abstract: A method and apparatus for process integration in manufacture of a ask are disclosed. In one embodiment, a cluster tool suitable for process integration in manufacture of a photomask including a vacuum transfer chamber having coupled thereto at least one hard mask deposition chamber and at least one plasma chamber configured for etching chromium. In another embodiment, a method for process integration in manufacture of a photomask includes depositing a hard mask on a substrate in a first processing chamber, depositing a resist layer on the substrate, patterning the resist layer, etching the hard mask through apertures formed in the patterned resist layer in a second chamber; and etching a chromium layer through apertures formed in the hard mask in a third chamber.Type: GrantFiled: November 29, 2006Date of Patent: February 9, 2010Assignee: Applied Materials, Inc.Inventors: Ajay Kumar, Virinder Grewal, Wai-Fan Yau
-
Publication number: 20070119373Abstract: A method and apparatus for process integration in manufacture of a ask are disclosed. In one embodiment, a cluster tool suitable for process integration in manufacture of a photomask including a vacuum transfer chamber having coupled thereto at least one hard mask deposition chamber and at least one plasma chamber configured for etching chromium. In another embodiment, a method for process integration in manufacture of a photomask includes depositing a hard mask on a substrate in a first processing chamber, depositing a resist layer on the substrate, patterning the resist layer, etching the hard mask through apertures formed in the patterned resist layer in a second chamber; and etching a chromium layer through apertures formed in the hard mask in a third chamber.Type: ApplicationFiled: November 29, 2006Publication date: May 31, 2007Inventors: Ajay Kumar, Virinder Grewal, Wai-Fan Yau
-
Publication number: 20070031609Abstract: A method and apparatus for process integration in manufacture of a photomask are disclosed. In one embodiment, a cluster tool suitable for process integration in manufacture of a photomask including a vacuum transfer chamber having coupled thereto at least one hard mask deposition chamber and at least one plasma chamber configured for etching chromium. In another embodiment, a method for process integration in manufacture of a photomask includes depositing a hard mask on a substrate in a first processing chamber, depositing a resist layer on the substrate, patterning the resist layer, etching the hard mask through apertures formed in the patterned resist layer in a second chamber; and etching a chromium layer through apertures formed in the hard mask in a third chamber.Type: ApplicationFiled: July 29, 2005Publication date: February 8, 2007Inventors: Ajay Kumar, Virinder Grewal, Wai-Fan Yau
-
Patent number: 6897155Abstract: A method for operating a plasma reactor to etch high-aspect-ratio features on a workpiece in a vacuum chamber. The method comprises the performance of an etch process followed by a flash process. During the etch process, a first gas is supplied into the vacuum chamber, and a plasma of the first gas is maintained for a first period of time. The plasma of the first gas comprises etchant and passivant species. During the flash process, a second gas comprising a deposit removal gas is supplied into the vacuum chamber, and a plasma of the second gas is maintained for a second period of time. The DC voltage between the workpiece and the plasma of the second gas during the second period of time is significantly less than the DC voltage between the workpiece and the plasma of the first gas during the first period of time.Type: GrantFiled: August 14, 2002Date of Patent: May 24, 2005Assignee: Applied Materials, Inc.Inventors: Ajay Kumar, Anisul H. Khan, Dragan Podlesnik, Sharma V. Pamarthy, Axel Henke, Stephan Wege, Virinder Grewal
-
Publication number: 20040033697Abstract: A method for operating a plasma reactor to etch high-aspect-ratio features on a workpiece in a vacuum chamber. The method comprises the performance of an etch process followed by a flash process. During the etch process, a first gas is supplied into the vacuum chamber, and a plasma of the first gas is maintained for a first period of time. The plasma of the first gas comprises etchant and passivant species. During the flash process, a second gas comprising a deposit removal gas is supplied into the vacuum chamber, and a plasma of the second gas is maintained for a second period of time. The DC voltage between the workpiece and the plasma of the second gas during the second period of time is significantly less than the DC voltage between the workpiece and the plasma of the first gas during the first period of time.Type: ApplicationFiled: August 14, 2002Publication date: February 19, 2004Applicants: Applied Materials, Inc., Infineon TechnologiesInventors: Ajay Kumar, Anisul H. Khan, Dragan Podlesnik, Sharma V. Pamarthy, Axel Henke, Stephan Wege, Virinder Grewal
-
Publication number: 20020177323Abstract: A method for fabricating a stacked gate array on a semiconductor 12 inch wafer uses a reaction chamber with an upper inductive means and a lower capacitive means. For etching 12 inch wafers the etching parameters are adjusted to values optimised for etching an 8 inch wafer. In particular the power of the upper inductive means is set to a value between 50 and 600 Watts.Type: ApplicationFiled: May 15, 2002Publication date: November 28, 2002Inventors: Virinder Grewal, Thomas Morgenstern
-
Patent number: 6300235Abstract: An improved method of performing a dual damascene etch through a layer stack disposed above a substrate. The layer stack includes an underlying device layer and an insulating layer disposed above the underlying device layer. The method includes forming a trench in a top surface of the insulating layer such that the trench is positioned over the underlying device layer and separated therefrom by insulating material at a bottom of the trench. The method also includes, depositing flowable oxide over the top surface of the insulating layer and into the trench followed by planarizing the flowable oxide down to about a level of the top surface of the insulating layer. Further, the method includes, etching through the flowable oxide within the trench and through insulating material at the bottom of the trench down to the underlying device layer to form a via.Type: GrantFiled: June 30, 1997Date of Patent: October 9, 2001Assignee: Siemens AktiengesellschaftInventors: Klaus Feldner, Virinder Grewal, Bernd Vollmer, Rainer Florian Schnabel
-
Patent number: 6071820Abstract: A method for forming integrated circuit conductors. The method includes the steps of placing in a reactive ion etching chamber a semiconductor body having disposed over a surface thereof: a metalization layer comprising an aluminum layer disposed between a pair of barrier metal layers; and, a photoresist layer disposed on a selected portion of a surface of an upper one of the pair of barrier layers. Radio frequency energy is inductively coupled into the chamber while silicon tetrachloride and chlorine are introduced into the chamber at rates selected to etch portions of the metalization layer exposed by the photoresist with aluminum having substantially vertical sidewalls. The silicon tetrachloride is introduced into the chamber at a rate in the range of 4 to 8 sccm. The rate of the chlorine is in the range of 50 sccm to 150 sccm. The chamber is at a pressure of about 12 milliTorr during the etching of the metalization layer.Type: GrantFiled: September 30, 1997Date of Patent: June 6, 2000Assignee: Siemens AktiengesellschaftInventors: Virinder Grewal, Bruno Spuler
-
Patent number: 5976986Abstract: RIE of metallization is achieved at low power and low pressure using Cl.sub.2 and HCl as reactant species by creating a transformer coupled plasma with power applied to electrodes positioned both above and below a substrate with metallization thereon to be etched. Three layer metallizations which include bulk aluminum or aluminum alloy sandwiched between barrier layers made from, for example, Ti/TiN, are etched in a three step process wherein relatively lower quantities of Cl.sub.2 are used in the plasma during etching of the barrier layers and relatively higher quantities of Cl.sub.2 are used during etching of the bulk aluminum or aluminum alloy layer. The ratio of etchants Cl.sub.2 and HCl and an inert gas, such as N.sub.2 are controlled in a manner such that a very thin side wall layer (10-100 .ANG.) of reaction byproducts created during RIE are deposited on the side walls of trenches formed in the metallization during etching.Type: GrantFiled: August 6, 1996Date of Patent: November 2, 1999Assignees: International Business Machines Corp., Siemens Aktiengesellschaft, Kabushiki Kaisha ToshibaInventors: Munir D. Naeem, Stuart M. Burns, Rosemary Christie, Virinder Grewal, Walter W. Kocon, Masaki Narita, Bruno Spuler, Chi-Hua Yang
-
Patent number: 5874363Abstract: Metal silicide is removed at a faster rate than polysilicon in dry etching of metal silicide/polysilicon composites with an etching gas made from HCl and Cl.sub.2 at a volumetric flowrate ratio of HCl:Cl.sub.2 within the range of 3:1 to 5:1.Type: GrantFiled: May 13, 1996Date of Patent: February 23, 1999Assignees: Kabushiki Kaisha Toshiba, International Business Machines Corporation, Siemens Components, Inc.Inventors: Peter D. Hoh, Tokuhisa Ohiwa, Virinder Grewal, Bruno Spuler, Waldemar Kocon, Guadalupe Wiltshire
-
Patent number: 5846884Abstract: A method in a plasma processing chamber for etching through a selected portion of a layer stack. The layer stack comprises a metallization layer, a first barrier layer disposed adjacent to the metallization layer, and a photoresist layer disposed above the metallization layer. The method includes etching at least partially through the first barrier layer using a high sputter component etch. The method further includes etching at least partially through the metallization layer using a low sputter component etch. The low sputter component etch has a sputter component lower than a sputter component of the high sputter component etch.Type: GrantFiled: June 20, 1997Date of Patent: December 8, 1998Assignees: Siemens Aktiengesellschaft, International Business Machines Corporation, Kabushiki Kaisha ToshibaInventors: Munir D. Naeem, Stuart M. Burns, Nancy Greco, Steve Greco, Virinder Grewal, Ernest Levine, Masaki Narita, Bruno Spuler
-
Patent number: 5723381Abstract: A method of forming a self-aligned overlapping bitline contact, includes steps of first depositing a sacrificial polysilicon on a spacer dielectric film, and thereafter patterning the polysilicon. The polysilicon film is a sacrificial fill-in for a bitline contact stud. The method further includes depositing a middle-of-line (MOL) oxide on the polysilicon, and planarizing the MOL oxide by chemical-mechanical polishing (CMP). Thereafter, the polysilicon is etched and the spacer dielectric film is etched to form a self-aligned bitline contact.Type: GrantFiled: September 27, 1995Date of Patent: March 3, 1998Assignee: Siemens AktiengesellschaftInventors: Virinder Grewal, Bernhard Poschenrieder
-
Patent number: 4764245Abstract: A method for producing contact holes having sloped walls in intermediate oxide layers through combination of isotropic and anisotropic etching steps which are carried out by means of dry etching in a fluorine-containing plasma. The first etching step is an isotropic etching using an etching gas mixture in which the free fluorine atoms for the isotropic etching step are partially replaced by free CF.sub.3 radicals and ions for the anisotropic etching step. The last etching step is carried out anisotropically. Simultaneously, the electrode spacing in the reactor is reduced during the etching process. Sidewall angles between 60.degree. and 90.degree. can be reproduced with the method of the present invention. The method is particularly useful for the manufacture of large scale integrated semiconductor circuits.Type: GrantFiled: February 26, 1987Date of Patent: August 16, 1988Assignee: Siemens AktiengesellschaftInventor: Virinder Grewal
-
Patent number: 4482209Abstract: A mirror structure which is provided on a polished metallic surface characterized by an adhesive layer disposed directly on the surface, an amorphous intermediate layer disposed on the adhesive layer, a reflective layer disposed on the amorphous intermediate layer and a protective layer covering the reflective layer. The mirror structure is particularly useful for a highly adhesive and corrosion-proof laser mirror which has good reflection properties and is used in a laser flatbed scanner.Type: GrantFiled: February 5, 1982Date of Patent: November 13, 1984Assignee: Siemens AktiengesellschaftInventors: Virinder Grewal, Werner Reindl
-
Patent number: 4372809Abstract: A method for manufacturing solderable, temperable thin film tracks which do not contain precious metal on an electrically non-conductive substrate serving as a carrier employs the steps of applying an adhesive or resistance layer to the substrate, which serves as an intermediate layer, applying a conductive layer over the intermediate layer, and applying a protective anti-corrosion layer over the conductive layer. The protective layer may consist of aluminum or an aluminum alloy, or may be comprised of a combination of a layer of aluminum and a layer of chrome. An aluminum layer may also be applied between the intermediate layer and the conductive layer.Type: GrantFiled: February 5, 1982Date of Patent: February 8, 1983Assignee: Siemens AktiengesellschaftInventors: Virinder Grewal, Werner Reindl