Patents by Inventor Vito Fabbrizio
Vito Fabbrizio has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240078301Abstract: Systems and methods may be used for operation of a hardware fingerprint processing device. A method may include receiving an update including a fingerprint authentication algorithm, verifying a digital signature of the fingerprint authentication algorithm, and in response to verifying the digital signature, loading the fingerprint authentication algorithm into the memory. The loaded fingerprint authentication algorithm may be sued to authenticate a user. For example, a verification method may include receiving information corresponding to an image of a fingerprint, determining whether the fingerprint is authenticated using the fingerprint authentication algorithm, and optionally outputting an indication of whether the fingerprint is authenticated.Type: ApplicationFiled: September 5, 2023Publication date: March 7, 2024Applicant: HID Czech s.r.o.Inventors: Vito Fabbrizio, Vladimir Lieberzeit
-
Patent number: 6269352Abstract: A neural network including a number of synaptic weighting elements, and a neuron stage; each of the synaptic weighting elements having a respective synaptic input connection supplied with a respective input signal; and the neuron stage having inputs connected to the synaptic weighting elements, and being connected to an output of the neural network supplying a digital output signal. The accumulated weighted inputs are represented as conductances, and a conductance-mode neuron is used to apply nonlinearity and produce an output. The synaptic weighting elements are formed by memory cells programmable to different threshold voltage levels, so that each presents a respective programmable conductance; and the neuron stage provides for measuring conductance on the basis of the current through the memory cells, and for generating a binary output signal on the basis of the total conductance of the synaptic elements.Type: GrantFiled: December 14, 1999Date of Patent: July 31, 2001Assignee: STMicroelectronics S.r.l.Inventors: Vito Fabbrizio, Gianluca Colli, Alan Kramer
-
Patent number: 6212287Abstract: A method, in a system for aiding the guidance of a vehicle, for identifying marking stripes of road lanes. A road image is subjected to a convolution operation with a mask matrix so as to identify discontinuities present in the image. The resulting convolved image is compared with a threshold value and a representation of the marking stripes is determined. The mask matrix is set in such a way as to eliminate at least partially the discontinuities which do not correspond to the marking stripes.Type: GrantFiled: October 17, 1997Date of Patent: April 3, 2001Assignee: SGS-Thomson Microelectronics S.R.L.Inventors: Massimiliano Olivieri, Vito Fabbrizio, Roberto Guerrieri, Alan Kramer
-
Patent number: 6110791Abstract: A variable capacitor in a semiconductor device is described in which the capacitance is varied by the movement of a dielectric material in the space between the plates of the capacitor in response to an external stimulus. A method of making such a variable capacitor is also described in which the capacitor is built in a layered structure with the top layer including a portion of dielectric material extending into the space between the capacitor plates. After formation of the top layer, an intermediate layer is etched away to render the top layer flexible to facilitate movement of the dielectric material in the space between the capacitor plates.Type: GrantFiled: July 26, 1999Date of Patent: August 29, 2000Assignee: STMicroelectronics, Inc.Inventors: Alexander Kalnitsky, Alan Kramer, Vito Fabbrizio, Giovanni Gozzini, Bhusan Gupta, Marco Sabatini
-
Patent number: 6041321Abstract: An electronic device for performing convolution operations comprises shift registers for receiving binary input values representative of an original matrix, synapses for storing weights correlated with a mask matrix, and neurons for outputting a binary result dependent on the sum of the binary values weighted by the synapses. Each synapse has a conductance correlated with the weight stored and dependent upon the binary input value. Each neuron generates the binary result in dependence on the total conductance of the corresponding synapses.Type: GrantFiled: October 10, 1997Date of Patent: March 21, 2000Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Vito Fabbrizio, Alan Kramer
-
Patent number: 6032140Abstract: A neural network including a number of synaptic weighting elements, and a neuron stage; each of the synaptic weighting elements having a respective synaptic input connection supplied with a respective input signal; and the neuron stage having inputs connected to the synaptic weighting elements, and being connected to an output of the neural network supplying a digital output signal. The accumulated weighted inputs are represented as conductances, and a conductance-mode neuron is used to apply nonlinearity and produce an output. The synaptic weighting elements are formed by memory cells programmable to different threshold voltage levels, so that each presents a respective programmable conductance; and the neuron stage provides for measuring conductance on the basis of the current through the memory cells, and for generating a binary output signal on the basis of the total conductance of the synaptic elements.Type: GrantFiled: October 15, 1996Date of Patent: February 29, 2000Assignee: STMicroelectronics S.r.l.Inventors: Vito Fabbrizio, Gianluca Colli, Alan Kramer
-
Patent number: 5982608Abstract: A variable capacitor in a semiconductor device is described in which the capacitance is varied by the movement of a dielectric material in the space between the plates of the capacitor in response to an external stimulus. A method of making such a variable capacitor is also described in which the capacitor is built in a layered structure with the top layer including a portion of dielectric material extending into the space between the capacitor plates. After formation of the top layer, an intermediate layer is etched away to render the top layer flexible to facilitate movement of the dielectric material in the space between the capacitor plates.Type: GrantFiled: January 13, 1998Date of Patent: November 9, 1999Assignee: STMicroelectronics, Inc.Inventors: Alexander Kalnitsky, Alan Kramer, Vito Fabbrizio, Giovanni Gozzini, Bhusian Guptz, Marco Sabatini
-
Patent number: RE41658Abstract: A neural network including a number of synaptic weighting elements, and a neuron stage; each of the synaptic weighting elements having a respective synaptic input connection supplied with a respective input signal; and the neuron stage having inputs connected to the synaptic weighting elements, and being connected to an output of the neural network supplying a digital output signal. The accumulated weighted inputs are represented as conductances, and a conductance-mode neuron is used to apply nonlinearity and produce an output. The synaptic weighting elements are formed by memory cells programmable to different threshold voltage levels, so that each presents a respective programmable conductance; and the neuron stage provides for measuring conductance on the basis of the current through the memory cells, and for generating a binary output signal on the basis of the total conductance of the synaptic elements.Type: GrantFiled: July 31, 2003Date of Patent: September 7, 2010Assignee: STMicroelectronics S.r.l.Inventors: Vito Fabbrizio, Gianluca Colli, Alan Kramer