Patents by Inventor Walter L. Moden
Walter L. Moden has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240074055Abstract: Substrates with continuous slot vias are disclosed herein. In one embodiment, a substrate comprises a first design layer, a second design layer, and an intermediary layer between the first and second design layers. The substrate further includes first and second signaling vias extending vertically through the intermediary layer between the first and second design layers. The first and second signaling vias route first and second data signals, respectively, between the first and second design layers. The substrate further includes a slot via that is positioned between the first and second signaling vias within the intermediary layer and extends laterally within the intermediary layer along a path that passes between the first signaling via and the second signaling via. The slot via can have a continuous shape such that the slot via shields the first and second data signals on the first and second signaling vias from crosstalk with one another.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventors: Walter L. Moden, Stephen F. Moxham, Travis M. Jensen
-
Publication number: 20240047351Abstract: Semiconductor devices, such as memory devices, and associated systems and methods, are disclosed herein. A representative semiconductor device comprises a substrate including a plurality of conductive contacts and a mask material having a surface. The mask material includes (a) a first recess formed in the surface having a first depth and (b) a second recess formed in the surface having a second depth greater than the first depth. An exposed portion of each of the conductive contacts is exposed from the mask material in the second recess. The semiconductor device further comprises a semiconductor die including a lower surface having bond pads, and the lower surface is positioned in the first recess. The semiconductor device further comprises a plurality of conductive features electrically coupling individual ones of the bond pads to corresponding ones of the exposed portions of the conductive contacts.Type: ApplicationFiled: August 5, 2022Publication date: February 8, 2024Inventor: Walter L. Moden
-
Publication number: 20230275016Abstract: Apparatuses may include a device substrate including a microelectronic device and bond pads proximate to an active surface of the device substrate. A package substrate may be secured to the device substrate, the package substrate configured to route signals to and from the bond pads. A ball grid array may be supported on, and electrically connected to, the package substrate. Each ball positioned and configured to carry a high-bandwidth data signal or a high-frequency clock signal may be located laterally or longitudinally adjacent to no more than one other ball of the ball grid array configured to carry a high-bandwidth data signal or a high-frequency clock signal. Each ball positioned and configured to carry a high-bandwidth data signal may be located only diagonally adjacent to any other balls configured to carry a high-bandwidth data signal or a high-frequency clock signal.Type: ApplicationFiled: May 5, 2023Publication date: August 31, 2023Inventors: David K. Ovard, Thomas Hein, Timothy M. Hollis, Walter L. Moden
-
Patent number: 11670578Abstract: Apparatuses may include a device substrate including a microelectronic device and bond pads proximate to an active surface of the device substrate. A package substrate may be secured to the device substrate, the package substrate configured to route signals to and from the bond pads. A ball grid array may be supported on, and electrically connected to, the package substrate. Each ball positioned and configured to carry a high-bandwidth data signal or a high-frequency clock signal may be located laterally or longitudinally adjacent to no more than one other ball of the ball grid array configured to carry a high-bandwidth data signal or a high-frequency clock signal. Each ball positioned and configured to carry a high-bandwidth data signal may be located only diagonally adjacent to any other balls configured to carry a high-bandwidth data signal or a high-frequency clock signal.Type: GrantFiled: May 28, 2021Date of Patent: June 6, 2023Assignee: Micron Technology, Inc.Inventors: David K. Ovard, Thomas Hein, Timothy M. Hollis, Walter L. Moden
-
Publication number: 20210375738Abstract: Apparatuses may include a device substrate including a microelectronic device and bond pads proximate to an active surface of the device substrate. A package substrate may be secured to the device substrate, the package substrate configured to route signals to and from the bond pads. A ball grid array may be supported on, and electrically connected to, the package substrate. Each ball positioned and configured to carry a high-bandwidth data signal or a high-frequency clock signal may be located laterally or longitudinally adjacent to no more than one other ball of the ball grid array configured to carry a high-bandwidth data signal or a high-frequency clock signal. Each ball positioned and configured to carry a high-bandwidth data signal may be located only diagonally adjacent to any other balls configured to carry a high-bandwidth data signal or a high-frequency clock signal.Type: ApplicationFiled: May 28, 2021Publication date: December 2, 2021Inventors: David K. Ovard, Thomas Hein, Timothy M. Hollis, Walter L. Moden
-
Patent number: 10083937Abstract: Semiconductor device packages include first and second semiconductor dice in a facing relationship. At least one group of solder bumps is substantially along a centerline between the semiconductor dice and operably coupled with integrated circuitry of the first and second semiconductor dice. Another group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the first semiconductor die. A further group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the second semiconductor die. Methods of forming semiconductor device packages include aligning first and second semiconductor dice with active surfaces facing each other, the first and second semiconductor dice each including bond pads along a centerline thereof and additional bond pads laterally offset from the centerline thereof.Type: GrantFiled: November 17, 2016Date of Patent: September 25, 2018Assignee: Micron Technology, Inc.Inventors: Anthony D. Veches, William R. Stephenson, Walter L. Moden
-
Publication number: 20170069603Abstract: Semiconductor device packages include first and second semiconductor dice in a facing relationship. At least one group of solder bumps is substantially along a centerline between the semiconductor dice and operably coupled with integrated circuitry of the first and second semiconductor dice. Another group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the first semiconductor die. A further group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the second semiconductor die. Methods of forming semiconductor device packages include aligning first and second semiconductor dice with active surfaces facing each other, the first and second semiconductor dice each including bond pads along a centerline thereof and additional bond pads laterally offset from the centerline thereof.Type: ApplicationFiled: November 17, 2016Publication date: March 9, 2017Applicant: Micron Technology, Inc.Inventors: Anthony D. Veches, William R. Stephenson, Walter L. Moden
-
Patent number: 9502369Abstract: Semiconductor device packages include first and second semiconductor dice in a facing relationship. At least one group of solder bumps is substantially along a centerline between the semiconductor dice and operably coupled with integrated circuitry of the first and second semiconductor dice. Another group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the first semiconductor die. A further group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the second semiconductor die. Methods of forming semiconductor device packages include aligning first and second semiconductor dice with active surfaces facing each other, the first and second semiconductor dice each including bond pads along a centerline thereof and additional bond pads laterally offset from the centerline thereof.Type: GrantFiled: February 4, 2015Date of Patent: November 22, 2016Assignee: Micron Technology, Inc.Inventors: Anthony D. Veches, William R. Stephenson, Walter L. Moden
-
Publication number: 20160225734Abstract: Semiconductor device packages include first and second semiconductor dice in a facing relationship. At least one group of solder bumps is substantially along a centerline between the semiconductor dice and operably coupled with integrated circuitry of the first and second semiconductor dice. Another group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the first semiconductor die. A further group of solder bumps is laterally offset from the centerline and operably coupled only with integrated circuitry of the second semiconductor die. Methods of forming semiconductor device packages include aligning first and second semiconductor dice with active surfaces facing each other, the first and second semiconductor dice each including bond pads along a centerline thereof and additional bond pads laterally offset from the centerline thereof.Type: ApplicationFiled: February 4, 2015Publication date: August 4, 2016Inventors: Anthony D. Veches, William R. Stephenson, Walter L. Moden
-
Patent number: 8299598Abstract: A semiconductor device assembly includes a substrate and a semiconductor die adjacent to a first surface of the substrate. The substrate also includes a second surface opposite from the first surface, an opening extending from the first surface and the second surface, contact pads on the second surface, and substrate pads on the second surface, adjacent to the opening. Bond pads of the semiconductor die are aligned with the opening through the substrate. Intermediate conductive elements, such as bond wires, extend from bond pads of the semiconductor die, through the opening, to substrate pads on the opposite, second surface of the substrate. An encapsulant, which fills the opening and covers the intermediate conductive elements, protrudes beyond a plane in which the second surface of the substrate is located.Type: GrantFiled: February 26, 2010Date of Patent: October 30, 2012Assignee: Round Rock Research, LLCInventor: Walter L. Moden
-
Patent number: 8198138Abstract: Methods for providing and using semiconductor device assemblies or packages include providing or using various elements of a semiconductor device assembly or package. Such a semiconductor device package or assembly may include a substrate and a semiconductor die adjacent to a first surface of the substrate. The substrate of such a semiconductor device assembly or package may also include a second surface opposite from the first surface, an opening extending from the first surface and the second surface, contact pads on the second surface, and substrate pads on the second surface, adjacent to the opening. Bond pads of the semiconductor die may be aligned with the opening through the substrate. Intermediate conductive elements, such as bond wires, may extend from bond pads of the semiconductor die, extend through the opening, protrude beyond the second surface of the substrate, and extend to substrate pads on the second surface.Type: GrantFiled: October 2, 2007Date of Patent: June 12, 2012Assignee: Round Rock Research, LLCInventor: Walter L. Moden
-
Patent number: 8164175Abstract: A semiconductor device assembly includes a substrate and a semiconductor die adjacent to a first surface of the substrate. The substrate also includes a second surface opposite from the first surface, an opening extending from the first surface and the second surface, contact pads on the first surface, and substrate pads on the second surface, adjacent to the opening. Bond pads of the semiconductor die are aligned with the opening through the substrate. Intermediate conductive elements, such as bond wires, extend from bond pads of the semiconductor die, through the opening, to substrate pads on the opposite, second surface of the substrate. An encapsulant, which fills the opening and covers the intermediate conductive elements, protrudes beyond a plane in which the second surface of the substrate is located.Type: GrantFiled: February 26, 2010Date of Patent: April 24, 2012Assignee: Round Rock Research, LLCInventor: Walter L. Moden
-
Patent number: 8049317Abstract: A semiconductor device assembly includes a substrate and a semiconductor die adjacent to a first surface of the substrate. The substrate also includes a second surface opposite from the first surface, an opening extending from the first surface and the second surface, contact pads on the second surface, and substrate pads on the second surface, adjacent to the opening. Bond pads of the semiconductor die are aligned with the opening through the substrate. Intermediate conductive elements, such as bond wires, extend from bond pads of the semiconductor die, through the opening, to substrate pads on the opposite, second surface of the substrate. An encapsulant, which fills the opening and covers the intermediate conductive elements, protrudes beyond a plane in which the second surface of the substrate is located. Discrete conductive elements, such as solder balls, may protrude from the contact pads of the substrate.Type: GrantFiled: February 26, 2010Date of Patent: November 1, 2011Assignee: Round Rock Research, LLCInventor: Walter L. Moden
-
Patent number: 8035974Abstract: A system for supporting integrated circuit packages to prevent mechanical failure of the packages at their connection to a printed circuit board or card involves bracing the packages to the board or card, The packages may also be braced against one another. The structure is particularly well adapted to supporting vertical surface mount packages at a point spaced from the point where they connect to a printed circuit board or card.Type: GrantFiled: September 14, 1998Date of Patent: October 11, 2011Assignee: Round Rock Research, LLCInventors: David J. Corisis, Walter L. Moden, Terry R. Lee
-
Publication number: 20110101514Abstract: A vertically mountable semiconductor device assembly including a semiconductor device and a mechanism for attaching the semiconductor device to a carrier substrate. The semiconductor device has each of its bond pads disposed proximate a single edge thereof. Preferably, at least a portion of the semiconductor device is exposed. An alignment device is attached to a carrier substrate. A mounting element on the vertically mountable semiconductor device package engages the alignment device to interconnect the semiconductor device and the alignment device. Preferably, the alignment device secures the vertically mountable semiconductor device package perpendicular relative to the carrier substrate. The distance between the bond pads and corresponding terminals on the carrier substrate is very small in order to reduce impedance. The vertically mountable semiconductor device package may also be readily user-upgradeable.Type: ApplicationFiled: January 12, 2011Publication date: May 5, 2011Inventors: Larry D. Kinsman, Jerry M. Brooks, Warren M. Farnworth, Walter L. Moden, Terry R. Lee
-
Patent number: 7894192Abstract: A system for supporting integrated circuit packages to prevent mechanical failure of the packages at their connection to a printed circuit board or card involves bracing the packages to the board or card, the packages may also be braced against one another. The structure is particularly well adapted to supporting vertical surface mount packages at a point spaced from the point where they connect to a printed circuit board or card.Type: GrantFiled: February 25, 2010Date of Patent: February 22, 2011Assignee: Round Rock Research, LLCInventors: David J. Corisis, Walter L. Moden, Terry R. Lee
-
Patent number: 7871859Abstract: A vertically mountable semiconductor device assembly including a semiconductor device and a mechanism for attaching the semiconductor device to a carrier substrate. The semiconductor device has each of its bond pads disposed proximate a single edge thereof. Preferably, at least a portion of the semiconductor device is exposed. An alignment device is attached to a carrier substrate. A mounting element on the vertically mountable semiconductor device package engages the alignment device to interconnect the semiconductor device and the alignment device. Preferably, the alignment device secures the vertically mountable semiconductor device package perpendicular relative to the carrier substrate. The distance between the bond pads and corresponding terminals on the carrier substrate is very small in order to reduce impedance. The vertically mountable semiconductor device package may also be readily user-upgradable.Type: GrantFiled: July 23, 2002Date of Patent: January 18, 2011Assignee: Round Rock Research, LLCInventors: Larry D. Kinsman, Jerry M. Brooks, Warren M. Farnworth, Walter L. Moden, Terry R. Lee
-
Patent number: 7829991Abstract: An apparatus package for high-temperature thermal applications for ball grid array semiconductor devices and a method of packaging ball grid array semiconductor devices.Type: GrantFiled: October 18, 2007Date of Patent: November 9, 2010Assignee: Micron Technology, Inc.Inventors: Walter L. Moden, David J. Corisis, Leonard E. Mess, Larry D. Kinsman
-
Publication number: 20100155930Abstract: A semiconductor device assembly includes a substrate and a semiconductor die adjacent to a first surface of the substrate. The substrate also includes a second surface opposite from the first surface, an opening extending from the first surface and the second surface, contact pads on the first surface, and substrate pads on the second surface, adjacent to the opening. Bond pads of the semiconductor die are aligned with the opening through the substrate. Intermediate conductive elements, such as bond wires, extend from bond pads of the semiconductor die, through the opening, to substrate pads on the opposite, second surface of the substrate. An encapsulant, which fills the opening and covers the intermediate conductive elements, protrudes beyond a plane in which the second surface of the substrate is located.Type: ApplicationFiled: February 26, 2010Publication date: June 24, 2010Applicant: MICRON TECHNOLOGY, INC.Inventor: Walter L. Moden
-
Patent number: RE43112Abstract: A stackable FBGA package is configured such that conductive elements are placed along the outside perimeter of an integrated circuit (IC) device mounted to the FBGA. The conductive elements also are of sufficient size so that they extend beyond the bottom or top surface of the IC device, including the wiring interconnect and encapsulate material, as the conductive elements make contact with the FBGA positioned below or above to form a stack. The IC device, such as a memory chip, is mounted upon a first surface of a printed circuit board substrate forming part of the FBGA. Lead wires are used to attach the IC device to the printed board substrate and encapsulant is used to contain the IC device and wires within and below the matrix and profile of the conductive elements.Type: GrantFiled: May 18, 2006Date of Patent: January 17, 2012Assignee: Round Rock Research, LLCInventors: David J. Corisis, Jerry M. Brooks, Walter L. Moden