Patents by Inventor Yasuhiro Sugimoto
Yasuhiro Sugimoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6163190Abstract: A hysteresis comparator circuit and a waveform generating circuit reduce a power consumption of a DC/DC converter so as to improve a power consumption efficiency when the DC/DC converter is operated with a relatively small load. The hysteresis comparator circuit is connected to a reference voltage source providing a reference voltage. A hysteresis comparator compares an input voltage with one of a first threshold voltage and a second threshold voltage. A hysteresis voltage generating circuit selectively generates one of the first and second threshold voltages by controlling a state of electric charge stored in each of the capacitors. An electric charge stored in the capacitors is provided from the reference voltage source.Type: GrantFiled: June 16, 1999Date of Patent: December 19, 2000Assignees: Ricoh Company, Ltd., Yasuhiro SugimotoInventors: Masami Takai, Yasuhiro Sugimoto
-
Patent number: 5799640Abstract: A fuel feed device for a gas engine includes a thermally insulated cartridge case for receiving therein a disposable gas cylinder or cartridge. The cartridge case has a built-in temperature sensor for detecting the temperature of the gas cartridge, and a built-in electric heater for heating the gas cartridge. The electric heater is controlled such that the temperature detected by the temperature sensor is kept within a predetermined temperature range. A working machine driven by the gas engine is also disclosed.Type: GrantFiled: October 21, 1997Date of Patent: September 1, 1998Assignee: Honda Giken Kogyo Kabushiki KaishaInventors: Yasuhiro Sugimoto, Nobuo Suzuki, Akihito Kasai, Takahiro Ideguchi
-
Patent number: 5278491Abstract: This invention discloses a constant voltage circuit including a bandgap circuit connected between a ground voltage and a source voltage, a transistor, the collector of which is connected to the collector of a negative feedback transistor for supplying a voltage of a base-emitter path to the other terminal of a resistor having one terminal connected to an output terminal of the bandgap circuit, and the base of which is connected to a voltage source free from variations in source voltage, and a resistor connected between the emitter of the transistor and the source voltage.Type: GrantFiled: April 7, 1992Date of Patent: January 11, 1994Assignee: Kabushiki Kaisha ToshibaInventors: Shouzou Nitta, Yasuhiro Sugimoto
-
Patent number: 5210998Abstract: A lawn mower has a cutter blade rotatable in a substantially horizontal plane, and a cutter housing with the cutter blade being rotatably accommodated therein, the cutter housing comprising an upper wall having a raised scroll, and a circumferential wall having a discharge duct contiguous to the scroll and defining a discharge port. A first inner member is detachably disposed along inner surfaces of the upper and circumferential walls of the cutter housing, the first inner member having an inner surface of arcuate cross section. A second inner member is detachably disposed in the discharge duct contiguously to the first inner member in closing relationship to the discharge port, the second inner member being separate from the first inner member and having an inner surface of arcuate cross section.Type: GrantFiled: January 21, 1992Date of Patent: May 18, 1993Assignee: Honda Giken Kogyo Kabushiki KaishaInventors: Hiroshi Hojo, Yasuhiro Sugimoto, Kazuhiro Sakamoto, Masanori Takeishi, Dai Koumoto, Akira Amano, Yasuji Hashimoto
-
Patent number: 5191553Abstract: This invention discloses a static random access memory having a plurality of data writing/reading ports, including a pair of bit lines of a first port and a pair of bit lines of second port, a memory cell for storing and outputting data, a bit line sense amplifier for sensing and amplifying data from the memory cell, a first transfer gate arranged between a first node of the memory cell and a first bit line of the first port, a second transfer gate arranged between a second node of the memory cell and the second bit line of the first port, a third transfer gate arranged between the first node of the memory cell and the first bit line of the second port, and a fourth transfer gate arranged between the second node of the memory cell and the second bit line of the second port, a drain source transconductance of the third and fourth transfer gates being larger than a drain-source transconductance of the first and second transfer gates, first and second base ground circuits, arranged between the bit line sense ampType: GrantFiled: December 4, 1990Date of Patent: March 2, 1993Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Mizoguchi, Yasuhiro Sugimoto
-
Patent number: 5146118Abstract: A Bi-CMOS logic gate circuit according to the present invention comprises a complementary Bi-CMOS output circuit at the output stage composed of a first-polarity bipolar transistor and a second-polarity bipolar transistor, and a level compensation circuit, provided between the input and output terminals of the Bi-CMOS output circuit, which compensates for each forward-bias voltage between the base and emitter of the first-polarity and second-polarity bipolar transistors. This arrangement allows the Bi-CMOS output circuit to swing the output voltage from the voltage of the high-voltage supply to that of the low-voltage supply at the output stage, previously smaller in the amplitude by the amount equal to the sum of the base-emitter voltage of two bipolar transistors.Type: GrantFiled: February 1, 1991Date of Patent: September 8, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Michinori Nakamura, Yasuhiro Sugimoto
-
Patent number: 5146116Abstract: In an ECL circuit comprising a differential type switching circuit having first and second output terminals, a first transistor connected to a first power source, a second transistor connected to a second power source, and a capacitor connected between the second output terminal of the switching circuit and the base of the second transistor, the ECL circuit further comprises a constant current source connected between the first power source and the base of the second transistor, and an impedance connected between the base of the second transistor and the second power source. In the above ECL circuit, the base of the second transistor is biased by means of a circuit constituted by the constant current source and the impedance and the static current flowing in the second transistor can be stably maintained by using a constant current source which can be easily obtained in the prior art as the above constant current source.Type: GrantFiled: November 30, 1990Date of Patent: September 8, 1992Assignee: Kabushiki Kaisha ToshidaInventor: Yasuhiro Sugimoto
-
Patent number: 5144164Abstract: A current switching circuit includes first and second FETs of the same channel type whose drain-source paths are commonly connected at one end and whose gates are connected to receive logic input signals in an inverted relation, and the other end of the drain-source path of the first FET is connected to an external circuit. The current switching circuit further includes a bipolar transistor connected to a commonly connected node between the drain-source paths of the first and second FETs.Type: GrantFiled: August 14, 1990Date of Patent: September 1, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Sugimoto, Satoshi Mizoguchi, Hiromi Mafune
-
Patent number: 5126595Abstract: A P-channel MOSFET includes a gate for receiving an input signal, a source connected to a power supply terminal to which a high power supply voltage is applied, and a drain connected to the base of an NPN bipolar transistor at an output stage. The collector of the bipolar transistor is connected to the power supply terminal and the emitter thereof is connected to an output terminal. An N-channel MOSFET includes a gate for receiving the input signal, a drain connected to the output terminal, and a source and a back gate both connected to the base of an NPN bipolar transistor at the output stage. The collector of the bipolar transistor is connected to the output terminal, and the emitter thereof is connected to a power supply terminal to which a power supply voltage of ground potential is applied.Type: GrantFiled: April 19, 1991Date of Patent: June 30, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Hara, Yasuhiro Sugimoto
-
Patent number: 5122683Abstract: An ECL circuit is designed such that at the beginning of the falling of the output level, the current flowing to an output terminal is rapidly led in the direction where it will be reduced, the potential of the output terminal at this time is directly detected, and a pull down transistor is controlled through a feedback loop, thus assuring high-speed operation and low power consumption. A control circuit is provided to regulate the collector current of the pull down transistor, which is used to drop the level of the potential at the output terminal. This control circuit is so designed that the base current of the pull down transistor is controlled by the operation of another, single transistor, and no capacitor which will obstruct the circuit integration is employed to drive the pull down transistor. The structure of this circuit is therefore advantageous in realizing higher integration.Type: GrantFiled: January 28, 1991Date of Patent: June 16, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Sugoh, Yasuhiro Sugimoto
-
Patent number: 5101125Abstract: A semiconductor integrated circuit includes a bias voltage generating circuit and first- and second-level signal generating circuits. The bias voltage generating circuit includes a bandgap reference circuit for generating a first fixed voltage as a first bias voltage and a second fixed voltage. A second bias voltage is generated on the basis of the second fixed voltage. The second-level signal generating circuit receives a predetermined first-level signal and generates a predetermined second-level signal on the basis of the first and second bias voltages generated by the bias voltage generating circuit. The first-level signal generating circuit receives the predetermined second-level signal and generates the predetermined first-level signal on the basis of the first and second bias voltages generated by the bias voltage generating circuit.Type: GrantFiled: April 20, 1990Date of Patent: March 31, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Hara, Yasuhiro Sugimoto
-
Patent number: 5081376Abstract: According to this invention, a level converter has a pair of differential transistors operated at a negative voltage in accordance with an ECL-level input signal, and first and second output nodes are arranged between a collector of one transistor of the pair of differential transistors and a positive power source voltage. A level-converting resistor for converting an ECL-level signal to a positive level signal is inserted between the first output node and the second output node so as to output the positive level signal in accordance with an ECL-level input signal to the first output node. The emitter-collector path of a bipolar transistor is inserted between the second output node and the positive power source voltage. A clamp potential for controlling saturation of transistors constituting a TTL circuit connected to an output of the transistor is generated by a constant potential applied to the base of the transistor.Type: GrantFiled: March 25, 1991Date of Patent: January 14, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Shozo Nitta, Yasuhiro Sugimoto
-
Patent number: 5066996Abstract: A semiconductor device is disclosed having a channelless gate array. A plurality of standard cells are formed on a gate array chip such that one of the standard cells is formed relative to the adjacent standard cell with a bipolar transistor and resistor shared, as a BiCMOS logic gate, by the mutually adjacent standard cells at one end.Type: GrantFiled: April 15, 1991Date of Patent: November 19, 1991Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Hara, Yasuhiro Sugimoto, Tetsu Nagamatsu
-
Patent number: 5034630Abstract: A logic circuit outputs state signals of seven different kinds, on the basis of first, second and third digital signals. A first composite gate circuit outputs a logical OR among the first to third digital signals as a first state signal. A first gate circuit outputs a logical OR between the second and third digital signals as a second state signal. A second composite gate circuit is supplied with a logical AND between the first and second digital signals, and outputs a logical OR between the supplied logical AND and the third digital signal as third state signal. A third composite gate circuit is supplied with a logical OR between the first and second digital signals, and outputs a logical AND between the supplied logical OR and the third digital signal as a fifth state signal. A second gate circuit outputs a logical AND between the second and third digital signals as a sixth state signal.Type: GrantFiled: February 7, 1990Date of Patent: July 23, 1991Assignee: Kabushiki Kaisha ToshibaInventors: Hisashi Sugiyama, Michinori Nakamura, Yasuhiro Sugimoto
-
Patent number: 5019821Abstract: Through first and second external terminals, fixed potentials are applied to both ends of a first ladder resistor network. A second ladder resistor network is connected at one end to a second transistor. The first external terminal is connected to a first transistor through a resistor, the resistor and the resistors of the first and second ladder resistor networks being of the same kind. A positive input terminal of an operational amplifier is connected to a node between the resistor and the first transistor. A negative input terminal of the amplifier receiving a reference voltage is connected to the second external terminal. The first and second transistors are driven by the output signal of the amplifier. The amplifier cooperates with the first transistor such that a potential at the node is equal to the potential of the reference voltage. As a result, a current flowing through the resistor is proportional to a current flowing through the first ladder resistor network.Type: GrantFiled: December 7, 1989Date of Patent: May 28, 1991Assignee: Kabushiki Kaisha ToshibaInventor: Yasuhiro Sugimoto
-
Patent number: 4999631Abstract: This invention discloses an analog/digital converter including comparator groups in which each comparator is constituted by bipolar transistors, for comparing reference voltages with an analog input voltage, and means for obtaining a digital converted value corresponding to the analog input voltage, in accordance with comparison results of in the comparator groups.Type: GrantFiled: June 30, 1989Date of Patent: March 12, 1991Assignee: Kabushiki Kaisha ToshibaInventor: Yasuhiro Sugimoto
-
Patent number: 4918450Abstract: An analog/digital converter circuit including a capacitor having a first end, to which an analog voltage is applied, and a second end, an input buffer circuit having an input terminal, connected to the second end of said capacitor, and an output terminal, a reference voltage generating circuit for generating a plurality of reference voltages having different voltage levels, a voltage comparator circuit having a plurality of voltage comparators for comparing the output voltage of the input buffer circuit with each of the reference voltages generated by the reference voltage generating circuit, and generating a digital signal corresponding to the comparison results, a decoder circuit for decoding the output of the voltage comparator circuit, and D.C. bias voltage selection/supply circuit for selecting one of the reference voltages of the reference voltage generating circuit and supplying the selected reference voltage as a D.C. bias voltage to the input terminal of the input buffer circuit.Type: GrantFiled: June 19, 1989Date of Patent: April 17, 1990Assignee: Kabushiki Kaisha ToshibaInventors: Hisashi Sugiyama, Yasuhiro Sugimoto
-
Patent number: 4912394Abstract: An attenuator circuit is provided which comprises an input node, a first resistor connected at one terminal to a reference potential, a second resistor connected to the other terminal of the first resistor, a first output node which is a connection node of the first resistor and the second resistor, a third resistor connected in parallel with the series circuit of the first and second resistors and being of such a type that a resultant resistive value of the first, second and third resistors is equal to a resistive value of the first resistor, a fourth resistor connected at one terminal to a connection node of the second and third resistors and having a resistive value substantially equal to that of the second resistor, and at least one combination resistor of a ladder configuration connected between the other terminal of the fourth resistor and the input node and having a third output node as a junction of its series circuit portion.Type: GrantFiled: May 23, 1989Date of Patent: March 27, 1990Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Sugimoto, Hiromi Mafune
-
Patent number: 4839609Abstract: To provide a high-speed wide-dynamic range differential amplifier, the amplifier comprises first and second FETs having source terminals connected to each other and a constant current source connected between the sources and ground; third and fourth bipolar transistors complementary to the first and second FETs, having base terminals connected to a first bias voltage in common and emitter terminals connected to the drains of the first and second FETs and a supply voltage via resistors, respectively; and a current mirror circuit composed of fifth and sixth FETs of the same conductive type as the first and second FETs.Type: GrantFiled: March 25, 1988Date of Patent: June 13, 1989Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Hara, Yasuhiro Sugimoto
-
Patent number: 4831579Abstract: A logic operation circuit includes an exclusive-OR circuit for receiving first and second logic sum signals of preceeding stages, a sum signal selection circuit for selectively generating a carry output signal or an inverted signal thereof as a carry output signal in accordance with an output signal from the exclusive-OR circuit, and a carry output signal selection circuit for selectively generating the carry input signal or the first logic sum signal as a sum signal in accordance with the output signal from the exclusive-OR circuit. The exclusive-OR circuit includes a double balance type differential amplifier connected between first and second power source terminals, and the sum signal selection circuit includes a double balance differential amplifier operated in accordance with the output signal from the exclusive-OR circuit and the carry input signal and connected between the first and second power source terminals.Type: GrantFiled: May 15, 1985Date of Patent: May 16, 1989Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Hara, Yasuhiro Sugimoto