Patents by Inventor Yong Ho Jang
Yong Ho Jang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140022045Abstract: Disclosed herein is a shift register in which leakage of charges from a voltage at a set node is prevented to stabilize an output from a stage. The shift register includes a plurality of stages for sequentially outputting scan pulses. Each stage includes a node controller for controlling signal states of a set node and a reset node, and an output unit supplied with any one of a plurality of clock pulses having different phases. The output unit outputs the supplied clock pulse as a scan pulse through an output terminal thereof according to the signal states of the set node and reset node. The node controller includes a first discharging switching device which is turned on or off in response to a scan pulse from a downstream stage. The first discharging switching device is connected between any one of a plurality of clock transfer lines and the set node.Type: ApplicationFiled: July 18, 2013Publication date: January 23, 2014Applicant: LG DISPLAY CO., LTDInventors: Yong-Ho Jang, Seung-Chan Choi
-
Publication number: 20140023174Abstract: A shift register is disclosed, which can prevent malfunctioning of device by decreasing the load on a discharging voltage source line, and can decrease a size of stage. The shift register comprises a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises a pull-up switching unit controlled based on a signal state of node, and connected between the output terminal and any one among a plurality of clock transmission lines to transmit the clock pulses provided with sequential phase differences; and a node controller to control the signal state of node, and to discharge the node by using the clock pulse from any one among the plurality of clock transmission line.Type: ApplicationFiled: September 23, 2013Publication date: January 23, 2014Applicant: LG DISPLAY CO., LTD.Inventor: Yong Ho Jang
-
Patent number: 8633888Abstract: A shift register which is capable of minimizing a spike voltage is disclosed. The shift register includes a plurality of stages, each including a plurality of nodes, a scan pulse output unit controlled according to voltages at the nodes for outputting a scan pulse and supplying it to a corresponding gate line through a scan output terminal, a carry pulse output unit controlled according to the voltages at the nodes for outputting a carry pulse and supplying it to an upstream stage and a downstream stage through a carry output terminal, a node controller for controlling voltage states of the nodes in response to a carry pulse from the upstream stage and a carry pulse from the downstream stage, and a discharging unit connected to any one of a plurality of clock transfer lines and the scan output terminal for discharging a spike voltage of the scan output terminal.Type: GrantFiled: December 24, 2009Date of Patent: January 21, 2014Assignee: LG Display Co., Ltd.Inventors: Binn Kim, Yong-Ho Jang
-
Patent number: 8604858Abstract: A gate driving circuit includes a first clock generator to output n output control clock pulses having different phases; a second clock generator to create m*n output clock pulses having different phases and partially overlapped with one another in high periods thereof, to arrange the m*n output clock pulses in sequence of phase, to bind the m*n output clock pulses arranged in sequence of phase in units of n to generate m groups, each of which has n output clock pulses, and to output the m*n output clock pulses so that a rising edge of an output clock pulse having a k-th sequence of phase included in each group is located in a high period of an output control clock pulse having a k-th sequence of phase among the n output control clock pulses; and a shift register sequentially outputting a plurality of scan pulses.Type: GrantFiled: February 22, 2012Date of Patent: December 10, 2013Assignee: LG Display Co., Ltd.Inventors: Yong-Ho Jang, Seung-Chan Choi
-
Publication number: 20130322593Abstract: Discussed herein is a shift register which is capable of stabilizing an output thereof. The shift register includes a plurality of stages for sequentially outputting scan pulses in such a manner that high durations of the scan pulses partially overlap with each other. Each of the stages includes a node controller for controlling a charging duration of a set node, and an output unit for outputting a corresponding one of the scan pulses through an output terminal for the charging duration of the set node.Type: ApplicationFiled: August 6, 2013Publication date: December 5, 2013Applicant: LG DISPLAY CO., LTD.Inventors: Yong-Ho JANG, Seung-Chan CHOI
-
Patent number: 8581825Abstract: A driving circuit for a flat panel display device includes a generation unit for generating n-phase form generation clocks; and a plurality of shift register stages for sequentially generating a plurality gate signals to a plurality of gate lines using the n-phase form generation clocks, one of the shift register stage including first and second output terminals for outputting first and second switching signals, respectively, using an output signal of one of the preceding shift register stages and an output signal of one of the subsequent shift register stages; a first transistor connected to the first output terminal for receiving one of the n-phase form generation clocks; and a second transistor connected to the second output terminal and the first transistor, wherein each gate line is connected to a node between the first and second transistors.Type: GrantFiled: September 1, 2011Date of Patent: November 12, 2013Assignee: LG Display Co., Ltd.Inventors: Yong-Ho Jang, Soo-Young Yoon, Nam-Wook Cho
-
Patent number: 8558777Abstract: A gate driver, comprises a plurality of shift registers configured to output signals sequentially such that an Nth shift register is reset by an output signal of an (N+2)th shift register, wherein last, second last and third last shift registers are reset by a last output signal of the last shift register.Type: GrantFiled: December 16, 2005Date of Patent: October 15, 2013Assignee: LG Display Co., Ltd.Inventors: Yong Ho Jang, Binn Kim, Hyung Nyuck Cho
-
Patent number: 8558601Abstract: Disclosed herein is a gate driving circuit including a first clock generator to sequentially output n output clock pulses, a second clock generator to sequentially output n output control clock pulses, and a shift register to receive the n output clock pulses and the n output control clock pulses and to sequentially output a plurality of scan pulses, wherein high sections of k-th to (k+s)-th output clock pulses output during adjacent periods overlap with one another, a k-th output control clock pulse rises before the k-th output clock pulse, the k-th output control clock pulse falls before a (k?a)-th output clock pulse, a high section of the output control clock pulses does not overlap with that of the k-th output clock pulse, and a (k+b)-th output clock pulse falls during the high section of the output control clock pulses not overlapping with that of the k-th output clock pulse.Type: GrantFiled: July 5, 2012Date of Patent: October 15, 2013Assignee: LG Display Co., Ltd.Inventors: Yong-Ho Jang, Seung-Chan Choi, Jae-Yong You, Woo-Seok Choi
-
Patent number: 8553830Abstract: A shift register is disclosed, which can prevent malfunctioning of device by decreasing the load on a discharging voltage source line, and can decrease a size of stage. The shift register comprises a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises a pull-up switching unit controlled based on a signal state of node, and connected between the output terminal and any one among a plurality of clock transmission lines to transmit the clock pulses provided with sequential phase differences; and a node controller to control the signal state of node, and to discharge the node by using the clock pulse from any one among the plurality of clock transmission line.Type: GrantFiled: August 21, 2012Date of Patent: October 8, 2013Assignee: LG Display Co., Ltd.Inventor: Yong Ho Jang
-
Publication number: 20130243150Abstract: A shift register is provided in which leakage of charges from a voltage at a set node is prevented to stabilize an output from a stage. The shift register includes stages for sequentially outputting scan pulses. An nth one of the stages includes a node controller for controlling voltages at nodes, and an output unit for outputting any one of a corresponding one of the scan pulses and a first discharging voltage according to the voltages at the nodes. The nodes include set and reset nodes. The node controller of the nth stage includes a first switching device controlled by a voltage supplied to the reset node for supplying a second discharging voltage to the set node, and an inverter circuit controlled by a voltage supplied to the set node for supplying any one of a charging voltage and a third discharging voltage to the reset node.Type: ApplicationFiled: March 18, 2013Publication date: September 19, 2013Applicant: LG DISPLAY CO., LTD.Inventors: Yong Ho JANG, Seung-Chan CHOI, Jae-Yong YOU, Woo-Seok CHOI
-
Publication number: 20130235004Abstract: A gate driver includes a plurality of driving units each including a first sub driving unit and a second sub driving unit, wherein output terminals of the first and second sub driving units are connected to first and second sub gate lines, respectively, and first and second sub outputs that are the outputs of the first and second sub driving units are respectively transferred to gate terminals of a first switching transistor and a second switching transistor formed in a pixel area of a display area, and wherein drain and source terminals of the first switching transistor are respectively connected to drain and source terminals of the second switching transistors.Type: ApplicationFiled: December 26, 2012Publication date: September 12, 2013Applicant: LG DISPLAY CO., LTD.Inventors: Yong-Ho Jang, Binn Kim, Hae-Yeol Kim, Bu-Yeol Lee
-
Patent number: 8526569Abstract: Discussed herein is a shift register which is capable of stabilizing an output thereof. The shift register includes a plurality of stages for sequentially outputting scan pulses in such a manner that high durations of the scan pulses partially overlap with each other. Each of the stages includes a node controller for controlling a charging duration of a set node, and an output unit for outputting a corresponding one of the scan pulses through an output terminal for the charging duration of the set node.Type: GrantFiled: December 27, 2011Date of Patent: September 3, 2013Assignee: LG Display Co., Ltd.Inventors: Yong-Ho Jang, Seung-Chan Choi
-
Patent number: 8515001Abstract: Disclosed herein is a shift register in which leakage of charges from a voltage at a set node is prevented to stabilize an output from a stage. The shift register includes a plurality of stages for sequentially outputting scan pulses. Each stage includes a node controller for controlling signal states of a set node and a reset node, and an output unit supplied with any one of a plurality of clock pulses having different phases. The output unit outputs the supplied clock pulse as a scan pulse through an output terminal thereof according to the signal states of the set node and reset node. The node controller includes a first discharging switching device which is turned on or off in response to a scan pulse from a downstream stage. The first discharging switching device is connected between any one of a plurality of clock transfer lines and the set node.Type: GrantFiled: December 21, 2011Date of Patent: August 20, 2013Assignee: LG Display Co., Ltd.Inventors: Yong-Ho Jang, Seung-Chan Choi
-
Patent number: 8422621Abstract: A shift register is provided in which leakage of charges from a voltage at a set node is prevented to stabilize an output from a stage. The shift register includes stages for sequentially outputting scan pulses. An nth one of the stages includes a node controller for controlling voltages at nodes, and an output unit for outputting any one of a corresponding one of the scan pulses and a first discharging voltage according to the voltages at the nodes. The nodes include set and reset nodes. The node controller of the nth stage includes a first switching device controlled by a voltage supplied to the reset node for supplying a second discharging voltage to the set node, and an inverter circuit controlled by a voltage supplied to the set node for supplying any one of a charging voltage and a third discharging voltage to the reset node.Type: GrantFiled: December 28, 2011Date of Patent: April 16, 2013Assignee: LG Display Co., Ltd.Inventors: Yong-Ho Jang, Seung-Chan Choi, Jae-Yong You, Woo-Seok Choi
-
Patent number: 8373638Abstract: A display apparatus is disclosed. The display apparatus includes: a plurality of scan signal lines and a plurality of data signal lines that cross each other; a plurality of pixels formed at each crossing of the scan signal lines and the data signal lines, wherein each of the pixels includes sub-pixels that display red color, green color, blue color and white color in response to a scan signal from the scan signal lines and a data signal from the data signal lines, wherein the sub-pixels are arranged in a 2×2 matrix; a scan signal driving circuit including a plurality of stages that supplies the scan signal to the scan signal lines; and a data signal driving circuit that supplies the data signal to the data signal lines, wherein the scan signal driving circuit, the pixels, the scan signal lines and the data signal lines are formed on a same substrate.Type: GrantFiled: February 18, 2011Date of Patent: February 12, 2013Assignee: LG Display Co., Ltd.Inventors: Yong Ho Jang, Binn Kim, Nam Wook Cho
-
Patent number: 8362491Abstract: An LCD device is disclosed, to minimize the signal distortion by decreasing the instability of voltage in a-Si:H TFT of a gate driving signal output unit, which includes a signal controller for outputting first and second control signals Q and /Q; a pull-up transistor between a clock signal terminal CLK and a gate driving signal output terminal for receiving the first control signal Q, the pull-up transistor having a first gate electrode, a first source electrode and a first drain electrode, wherein the pull-up transistor has an asymmetric structure in a first area of the first source electrode overlapped with the first gate electrode and a second area of the first drain electrode overlapped with the first gate electrode; and a pull-down transistor connected between the gate driving signal output terminal and a ground voltage terminal, wherein the pull-down transistor receives the second control signal.Type: GrantFiled: April 11, 2011Date of Patent: January 29, 2013Assignee: LG Display Co., Ltd.Inventors: Yong Ho Jang, Nam Wook Cho, Min Doo Chun
-
Publication number: 20130016084Abstract: A shift register is disclosed, which can prevent malfunctioning of device by decreasing the load on a discharging voltage source line, and can decrease a size of stage. The shift register comprises a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises a pull-up switching unit controlled based on a signal state of node, and connected between the output terminal and any one among a plurality of clock transmission lines to transmit the clock pulses provided with sequential phase differences; and a node controller to control the signal state of node, and to discharge the node by using the clock pulse from any one among the plurality of clock transmission line.Type: ApplicationFiled: August 21, 2012Publication date: January 17, 2013Inventor: Yong Ho Jang
-
Publication number: 20130010916Abstract: Disclosed herein is a gate driving circuit including a first clock generator to sequentially output n output clock pulses, a second clock generator to sequentially output n output control clock pulses, and a shift register to receive the n output clock pulses and the n output control clock pulses and to sequentially output a plurality of scan pulses, wherein high sections of k-th to (k+s)-th output clock pulses output during adjacent periods overlap with one another, a k-th output control clock pulse rises before the k-th output clock pulse, the k-th output control clock pulse falls before a (k?a)-th output clock pulse, a high section of the output control clock pulses does not overlap with that of the k-th output clock pulse, and a (k+b)-th output clock pulse falls during the high section of the output control clock pulses not overlapping with that of the k-th output clock pulse.Type: ApplicationFiled: July 5, 2012Publication date: January 10, 2013Inventors: Yong-Ho JANG, Seung-Chan CHOI, Jae-Yong YOU, Woo-Seok CHOI
-
Publication number: 20120269316Abstract: A shift register is provided in which leakage of charges from a voltage at a set node is prevented to stabilize an output from a stage. The shift register includes stages for sequentially outputting scan pulses. An nth one of the stages includes a node controller for controlling voltages at nodes, and an output unit for outputting any one of a corresponding one of the scan pulses and a first discharging voltage according to the voltages at the nodes. The nodes include set and reset nodes. The node controller of the nth stage includes a first switching device controlled by a voltage supplied to the reset node for supplying a second discharging voltage to the set node, and an inverter circuit controlled by a voltage supplied to the set node for supplying any one of a charging voltage and a third discharging voltage to the reset node.Type: ApplicationFiled: December 28, 2011Publication date: October 25, 2012Inventors: Yong-Ho JANG, Seung-Chan CHOI, Jae-Yong YOU, Woo-Seok CHOI
-
Publication number: 20120269315Abstract: Discussed herein is a shift register which is capable of stabilizing an output thereof. The shift register includes a plurality of stages for sequentially outputting scan pulses in such a manner that high durations of the scan pulses partially overlap with each other. Each of the stages includes a node controller for controlling a charging duration of a set node, and an output unit for outputting a corresponding one of the scan pulses through an output terminal for the charging duration of the set node.Type: ApplicationFiled: December 27, 2011Publication date: October 25, 2012Inventors: Yong-Ho JANG, Seung-Chan CHOI