Patents by Inventor Yorito Sakano
Yorito Sakano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210143193Abstract: The present disclosure relates to a solid-state imaging device and an electronic apparatus which allow reduction of optical crosstalk. In an example of FIG. 5B, a charge storage unit is formed by a method in which a hole is bored in a substrate, a diffusion layer is formed in a surface of the hole, and an insulating film and an upper electrode are formed so as to fill the hole. In an example of FIG. 5C, a charge storage unit is formed by a method in which a hole is bored in a substrate, a diffusion layer is formed in a half (one side) of a surface of the hole, and an insulating film and an upper electrode are formed so as to fill the hole. By placing the charge storage unit (capacitance element) formed in the substrate in the foregoing manner between PDs which are first photoelectric conversion units, it is possible to allow the capacitance element to function as a shield pair against crosstalk between the PDs in a unit pixel.Type: ApplicationFiled: November 23, 2020Publication date: May 13, 2021Inventors: MASAAKI TAKIZAWA, YASUSHI TATESHITA, TAKAHIRO TOYOSHIMA, TAKUYA TOYOFUKU, YORITO SAKANO, MOTONOBU TORII
-
Patent number: 10917591Abstract: The present disclosure relates to a solid-state imaging device and a method of controlling a solid-state imaging device, and an electronic device for enabling appropriate expansion of a dynamic range with respect to an object moving at a high speed or an object having a large luminance difference between bright and dark to reduce motion distortion (motion artifact). Exposure of a plurality of pixels is individually controlled in units of pixels. The present disclosure can be applied to a solid-state imaging device.Type: GrantFiled: March 30, 2018Date of Patent: February 9, 2021Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Satoko Iida, Masaki Sakakibara, Yorito Sakano, Naosuke Asari, Masaaki Takizawa, Tomohiko Asatsuma, Shogo Furuya
-
Patent number: 10879285Abstract: A PD unit has a Tr-side Si/SiO2 interface formed to be p-type, and has an embedded PD. The PD, which is n-type, performs photoelectric conversion, and accumulates an electrical charge. A TG transfers the electrical charge accumulated in the PD to an FD. An Amp is connected to the FD. An RST is connected to a Reset Drain (RD), and resets the FD. An FDG is a conversion-efficiency switching switch. An FC is a MOS capacitance (gate electrode) that is connected to the FDG. A SEL selects a pixel that outputs a signal.Type: GrantFiled: August 26, 2016Date of Patent: December 29, 2020Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Ryoji Suzuki, Yorito Sakano
-
Patent number: 10880505Abstract: To reduce variations in switching timing from linear reading to logarithmic reading and perform reading with high accuracy in a solid state imaging device. A first photoelectric conversion unit converts incident light into charges and accumulates the charges in a first region. A second photoelectric conversion unit converts incident light into charges and accumulates the charges in a second region having a smaller area than the first region. A charge-voltage conversion unit accumulates charges photoelectrically converted by the first and second photoelectric conversion units for converting the charges into a voltage. First and second charge transfer units transfer charges accumulated in the first photoelectric conversion unit and charges accumulated in the second photoelectric conversion unit to the charge-voltage conversion unit, respectively. A charge reset unit resets charges accumulated in the charge-voltage conversion unit.Type: GrantFiled: December 12, 2017Date of Patent: December 29, 2020Assignee: Sony Semiconductor Solutions CorporationInventors: Takuya Toyofuku, Yorito Sakano
-
Patent number: 10872919Abstract: Provided are a solid-state imaging device and an electronic apparatus that include a charge storage unit. The charge storage unit is formed by a method in which a hole is bored in a substrate, a diffusion layer is formed in a surface of the hole, and an insulating film and an upper electrode are formed so as to fill the hole. The charge storage unit is formed by a method in which a hole is bored in a substrate, a diffusion layer is formed in a half (one side) of a surface of the hole, and an insulating film and an upper electrode are formed so as to the hole.Type: GrantFiled: January 13, 2017Date of Patent: December 22, 2020Assignee: SONY CORPORATIONInventors: Masaaki Takizawa, Yasushi Tateshita, Takahiro Toyoshima, Takuya Toyofuku, Yorito Sakano, Motonobu Torii
-
Patent number: 10868056Abstract: The present disclosure relates to a solid-state imaging element and an electronic apparatus which are capable of utilizing almost all photoelectrically converted charges for signals during high capacitance. A pixel includes a selection transistor that is disposed on a drain side of an amplification transistor and selects a read-out row, the selection transistor selects the read-out row after reset by a reset transistor, and a transfer transistor performs reference potential read-out during high capacitance prior to reference potential read-out during low capacitance. For example, the present disclosure is applicable to a lamination-type solid-state imaging element.Type: GrantFiled: November 30, 2017Date of Patent: December 15, 2020Assignee: Sony Semiconductor Solutions CorporationInventors: Yoshiaki Tashiro, Satoko Iida, Yorito Sakano
-
Publication number: 20200365629Abstract: To realize miniaturization of a pixel, reduction in noise, and high quantum efficiency, and to improve short-wavelength sensitivity while suppressing inter-pixel interference and variations for each pixel. According to the present disclosure, there is provided an imaging device including: a first semiconductor layer formed in a semiconductor substrate; a second semiconductor layer of a conductivity type opposite to a conductivity type of the first semiconductor layer formed on the first semiconductor layer; a pixel separation unit which defines a pixel region including the first semiconductor layer and the second semiconductor layer; a first electrode which is connected to the first semiconductor layer from one surface side of the semiconductor substrate; and a second electrode which is connected to the second semiconductor layer from a light irradiation surface side that is the other surface of the semiconductor substrate, and is formed to correspond to a position of the pixel separation unit.Type: ApplicationFiled: August 7, 2020Publication date: November 19, 2020Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Jun OGI, Yoshiaki TASHIRO, Takahiro TOYOSHIMA, Yorito SAKANO, Yusuke OIKE, Hongbo ZHU, Keiichi NAKAZAWA, Yukari TAKEYA, Atsushi OKUYAMA, Yasufumi MIYOSHI, Ryosuke MATSUMOTO, Atsushi HORIUCHI
-
Patent number: 10777597Abstract: To realize miniaturization of a pixel, reduction in noise, and high quantum efficiency, and to improve short-wavelength sensitivity while suppressing inter-pixel interference and variations for each pixel. According to the present disclosure, there is provided an imaging device including: a first semiconductor layer formed in a semiconductor substrate; a second semiconductor layer of a conductivity type opposite to a conductivity type of the first semiconductor layer formed on the first semiconductor layer; a pixel separation unit which defines a pixel region including the first semiconductor layer and the second semiconductor layer; a first electrode which is connected to the first semiconductor layer from one surface side of the semiconductor substrate; and a second electrode which is connected to the second semiconductor layer from a light irradiation surface side that is the other surface of the semiconductor substrate, and is formed to correspond to a position of the pixel separation unit.Type: GrantFiled: March 20, 2018Date of Patent: September 15, 2020Assignee: Sony Semiconductor Solutions CorporationInventors: Jun Ogi, Yoshiaki Tashiro, Takahiro Toyoshima, Yorito Sakano, Yusuke Oike, Hongbo Zhu, Keiichi Nakazawa, Yukari Takeya, Atsushi Okuyama, Yasufumi Miyoshi, Ryosuke Matsumoto, Atsushi Horiuchi
-
Patent number: 10777602Abstract: A pixel circuit includes a floating diffusion layer of a first conductivity-type between a drain/source of a second conductivity-type and a source/drain of the second conductivity-type. The source/drain and the drain/source touch the floating diffusion layer. A cathode of a photoelectric converter is electrically connected to the floating diffusion layer. An anode of the photoelectric converter touches the cathode. The cathode is of the first conductivity-type and the anode is of the second conductivity-type.Type: GrantFiled: May 13, 2019Date of Patent: September 15, 2020Assignee: Sony Semiconductor Solutions CorporationInventor: Yorito Sakano
-
Patent number: 10757350Abstract: A solid-state image pickup device and an electronic apparatus that enable the performance of a logarithmic sensor in a solar-cell mode to improve. After Signal (S) is read, a P-phase signal (N) is read in a conducted state in which RST is ON, and a P-phase signal (N?) is read in a non-conducted state in which the RST is OFF. Thus, in a case where sufficient incident light illuminance is provided (Bright), S-N being the difference with respect to the P phase acquired in the conducted state in which the RST is ON, is selected and output. In a case where capacitance is insufficiently charged in a low-illuminance condition in which the incident light is less in amount (Dark), S-N? being the difference with respect to the P phase acquired in the conducted state in which the RST is OFF, is selected and output.Type: GrantFiled: July 15, 2016Date of Patent: August 25, 2020Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Yoshiaki Tashiro, Yorito Sakano
-
Publication number: 20200235151Abstract: The present disclosure relates to a solid-state image pickup device that is capable of increasing an area efficiency of a Si interface on the transistor element side, and an electronic apparatus. A PD unit has a Tr-side Si/SiO2 interface formed to be p-type, and has an embedded PD. The PD, which is n-type, performs photoelectric conversion, and accumulates an electrical charge. A TG transfers the electrical charge accumulated in the PD to an FD. An Amp is connected to the FD. An RST is connected to a Reset Drain (RD), and resets the FD. An FDG is a conversion-efficiency switching switch. An FC is a MOS capacitance (gate electrode) that is connected to the FDG. A SEL selects a pixel that outputs a signal. The present disclosure can be applied to a CMOS solid-state image pickup device used for, for example, an image pickup device such as a camera.Type: ApplicationFiled: August 26, 2016Publication date: July 23, 2020Inventors: RYOJI SUZUKI, YORITO SAKANO
-
Publication number: 20200186732Abstract: The present disclosure relates to a solid-state imaging device and an electronic device capable of effectively preventing blooming. Provided is a solid-state imaging device including: a pixel array portion in which a plurality of pixels is two-dimensionally arranged, in which the pixels each include an in-pixel capacitance and a counter electrode of the in-pixel capacitance, the in-pixel capacitance being provided on a side opposite to a light incident surface of a photoelectric conversion element provided in a semiconductor substrate, the counter electrode being provided in the semiconductor substrate. The present disclosure can be applied to, for example, a back-illuminated CMOS image sensor.Type: ApplicationFiled: May 18, 2018Publication date: June 11, 2020Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Masaaki TAKIZAWA, Yorito SAKANO
-
Patent number: 10609318Abstract: The present technology relates to an imaging device, a driving method, and an electronic apparatus capable of more quickly acquiring a high-quality image. In a pixel of a solid-state imaging device, a photoelectric conversion unit that performs a photoelectric conversion of incident light is disposed. An electric charge/voltage converting unit converts electric charge acquired by the photoelectric conversion unit into a voltage signal. A signal comparator compares a supplied reference signal with the voltage signal acquired by the electric charge/voltage converting unit and outputs a result of the comparison. A storage unit adaptively changes the conversion efficiency of the electric charge/voltage converting unit on the basis of a control signal acquired on the basis of a result of the comparison output from the signal comparator. The present technology can be applied to a solid-state imaging device.Type: GrantFiled: October 23, 2015Date of Patent: March 31, 2020Assignee: SONY CORPORATIONInventors: Masaki Sakakibara, Yorito Sakano
-
Publication number: 20200083262Abstract: The present technology relates to a solid-state image sensing device and an electronic device for reducing noises. The solid-state image sensing device includes: a photoelectric conversion unit; a charge holding unit for holding charges transferred from the photoelectric conversion unit; a first transfer transistor for transferring charges from the photoelectric conversion unit to the charge holding unit; and a light blocking part including a first light blocking part and a second light blocking part, in which the first light blocking part is arranged between a second surface opposite to a first surface as a light receiving surface of the photoelectric conversion unit and the charge holding unit, and covers the second surface, and is formed with a first opening, and the second light blocking part surrounds the side surface of the photoelectric conversion unit. The present technology is applicable to solid-state image sensing devices of backside irradiation type, for example.Type: ApplicationFiled: November 14, 2019Publication date: March 12, 2020Inventors: HIROSHI TAYANAKA, KENTARO AKIYAMA, YORITO SAKANO, TAKASHI OINOUE, YOSHIYA HAGIMOTO, YUSUKE MATSUMURA, NAOYUKI SATO, YUKI MIYANAMI, YOICHI UEDA, RYOSUKE MATSUMOTO
-
Publication number: 20200066773Abstract: The present disclosure relates to a solid-state imaging element and an electronic apparatus which are capable of utilizing almost all photoelectrically converted charges for signals during high capacitance. A pixel includes a selection transistor that is disposed on a drain side of an amplification transistor and selects a read-out row, the selection transistor selects the read-out row after reset by a reset transistor, and a transfer transistor performs reference potential read-out during high capacitance prior to reference potential read-out during low capacitance. For example, the present disclosure is applicable to a lamination-type solid-state imaging element.Type: ApplicationFiled: November 30, 2017Publication date: February 27, 2020Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Yoshiaki TASHIRO, Satoko IIDA, Yorito SAKANO
-
Publication number: 20200059615Abstract: The present technology relates to a solid-state imaging device, a method for driving the solid-state imaging device, and an electronic apparatus, the solid-state imaging device being capable of expanding the dynamic range without deteriorating the image quality. The solid-state imaging device includes a pixel array section having a plurality of unit pixels and a drive section. Each of the unit pixels includes a first photoelectric conversion section, a second photoelectric conversion section which is less sensitive than the first photoelectric conversion section, a charge storage section configured to store charges generated by the second photoelectric conversion section, a charge-voltage conversion section, a first transfer gate section configured to transfer charges from the first photoelectric conversion section, and a second transfer gate section configured to combine the potential of the charge-voltage conversion section with the potential of the charge storage section.Type: ApplicationFiled: October 25, 2019Publication date: February 20, 2020Applicant: SONY CORPORATIONInventors: Yorito SAKANO, Isao HIROTA, Motonobu TORII, Masaaki TAKIZAWA, Junichiro AZAMI, Motohashi YUICHI, Atsushi SUZUKI
-
Publication number: 20200029036Abstract: The present disclosure relates to a solid-state imaging device and a method of controlling a solid-state imaging device, and an electronic device for enabling appropriate expansion of a dynamic range with respect to an object moving at a high speed or an object having a large luminance difference between bright and dark to reduce motion distortion (motion artifact). Exposure of a plurality of pixels is individually controlled in units of pixels. The present disclosure can be applied to a solid-state imaging device.Type: ApplicationFiled: March 30, 2018Publication date: January 23, 2020Inventors: SATOKO IIDA, MASAKI SAKAKIBARA, YORITO SAKANO, NAOSUKE ASARI, MASAAKI TAKIZAWA, TOMOHIKO ASATSUMA, SHOGO FURUYA
-
Publication number: 20200021755Abstract: To reduce variations in switching timing from linear reading to logarithmic reading and perform reading with high accuracy in a solid state imaging device. A first photoelectric conversion unit converts incident light into charges and accumulates the charges in a first region. A second photoelectric conversion unit converts incident light into charges and accumulates the charges in a second region having a smaller area than the first region. A charge-voltage conversion unit accumulates charges photoelectrically converted by the first and second photoelectric conversion units for converting the charges into a voltage. First and second charge transfer units transfer charges accumulated in the first photoelectric conversion unit and charges accumulated in the second photoelectric conversion unit to the charge-voltage conversion unit, respectively. A charge reset unit resets charges accumulated in the charge-voltage conversion unit.Type: ApplicationFiled: December 12, 2017Publication date: January 16, 2020Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Takuya TOYOFUKU, Yorito SAKANO
-
Patent number: 10515988Abstract: The present technology relates to a solid-state image sensing device and an electronic device capable of reducing noises. The solid-state image sensing device includes a photoelectric conversion unit, a charge holding unit for holding charges transferred from the photoelectric conversion unit, a first transfer transistor for transferring charges from the photoelectric conversion unit to the charge holding unit, and a light blocking part including a first light blocking part and a second light blocking part. The first light blocking part is arranged between a second surface opposite to a first surface as a light receiving surface of the photoelectric conversion unit and the charge holding unit, and covers the second surface, and is formed with a first opening, and the second light blocking part surrounds the side surface of the photoelectric conversion unit. The present technology is applicable to solid-state image sensing devices of backside irradiation type.Type: GrantFiled: February 12, 2016Date of Patent: December 24, 2019Assignee: SONY CORPORATIONInventors: Hiroshi Tayanaka, Kentaro Akiyama, Yorito Sakano, Takashi Oinoue, Yoshiya Hagimoto, Yusuke Matsumura, Naoyuki Sato, Yuki Miyanami, Yoichi Ueda, Ryosuke Matsumoto
-
Patent number: 10498983Abstract: The present technology relates to a solid-state imaging device, a method for driving the solid-state imaging device, and an electronic apparatus, the solid-state imaging device being capable of expanding the dynamic range without deteriorating the image quality. The solid-state imaging device includes a pixel array section having a plurality of unit pixels and a drive section. Each of the unit pixels includes a first photoelectric conversion section, a second photoelectric conversion section which is less sensitive than the first photoelectric conversion section, a charge storage section configured to store charges generated by the second photoelectric conversion section, a charge-voltage conversion section, a first transfer gate section configured to transfer charges from the first photoelectric conversion section, and a second transfer gate section configured to combine the potential of the charge-voltage conversion section with the potential of the charge storage section.Type: GrantFiled: March 3, 2016Date of Patent: December 3, 2019Assignee: Sony CorporationInventors: Yorito Sakano, Isao Hirota, Motonobu Torii, Masaaki Takizawa, Junichiro Azami, Motohashi Yuichi, Atsushi Suzuki