Patents by Inventor Yoshikazu Kanazawa
Yoshikazu Kanazawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230332515Abstract: Provided is a supercharge including: an impeller; a scroll casing formed so as to surround the outer circumferential side of the impeller; a bearing casing arranged adjacent to the scroll casing; and coupling part that couples the scroll casing and the bearing casing to each other, the coupling part has a fastening bolt and a fastening bolt, a plurality of through holes are formed spaced apart from each other in the circumferential direction in the bearing casing, the scroll casing and the bearing casing are coupled to each other with a plurality of fastening bolt and a plurality of fastening bolt being inserted in the plurality of through hole, and the fastening bolt has higher tensile strength than the fastening bolt.Type: ApplicationFiled: August 18, 2021Publication date: October 19, 2023Applicant: MITSUBISHI HEAVY INDUSTRIES MARINE MACHINERY & EQUIPMENT CO., LTD.Inventors: Masato Yamashita, Taiji Tezuka, Kenji Yagi, Yukihiro Iwasa, Yoshikazu Ito, Shingo Kanazawa
-
Patent number: 8947324Abstract: A display apparatus, that can prevent thermal destruction and burning with a simple structure, has been disclosed. In the apparatus it is judged that there is possibility of a pattern, whose area with high brightness is small, being displayed frequently, when a state in which the total light emission pulse number remains large occurs with high frequency, and if such a state is detected, the total light emission pulse number (sustain frequency) is reduced to prevent the thermal destruction and burning.Type: GrantFiled: July 11, 2008Date of Patent: February 3, 2015Assignee: Hitachi Maxell, Ltd.Inventors: Ayahito Kojima, Shigeki Kameyama, Hirohito Kuriyama, Yoshikazu Kanazawa, Toshio Ueda
-
Publication number: 20140306944Abstract: A method of driving a plasma display apparatus in which first electrodes and second electrodes are arranged adjacently and third electrodes are arranged to cross the first and second electrodes and in which one field comprises plural subfields having a reset period followed by an address period and a sustain period is provided. The method includes in the reset period in at least two of the subfields, applying a first waveform having a voltage that gradually increases in time to a first reached voltage to the second electrodes, and thereafter, applying a second waveform having a voltage that gradually decreases in time to the second electrodes, wherein the first reached voltages applied in at least two subfields of the subfields are different.Type: ApplicationFiled: June 24, 2014Publication date: October 16, 2014Inventors: Yoshikazu Kanazawa, Shigeharu Asao
-
Publication number: 20140300590Abstract: A method is provided for driving a plasma display panel having parallel first and second electrodes, third electrodes crossing the first and second electrodes, and discharge cells with electrodes crossing mutually in the form of a matrix. The method includes a reset period during which distribution of wall charges in the discharge cells is uniformed, an addressing period during which wall charges are produced in the discharge cells according to display data, and a sustain discharge period during which sustain discharge is induced in discharge cells in which wall charges are produced during the addressing period. The driving method includes during the reset period, in lines defined by the first and second electrodes, applying a first pulse, in which an applied voltage varies with time to induce first discharge, and applying a second pulse in which an applied voltage varies with time to induce second discharge as an erase discharge.Type: ApplicationFiled: June 19, 2014Publication date: October 9, 2014Applicant: HITACHI MAXELL, LTD.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Patent number: 8797237Abstract: A plasma display apparatus and method are provided. The plasma display apparatus includes a plasma display panel in which first electrodes and second electrodes are arranged adjacently and third electrodes are arranged to cross the first and second electrodes. The method for driving a plasma display apparatus in which first electrodes and second electrodes are arranged adjacently and third electrodes are arranged to cross the first and second electrodes and in which one field comprises subfields having a reset period followed by an address period and a sustain period includes in a reset period, applying to second electrodes a voltage of a first waveform in which an applied voltage value increases according to a lapse of time and applying to second electrodes a voltage of a second waveform in which an applied voltage value decreases according to a lapse of time.Type: GrantFiled: September 23, 2011Date of Patent: August 5, 2014Assignee: Hitachi Maxell, Ltd.Inventors: Yoshikazu Kanazawa, Shigeharu Asao
-
Patent number: 8791933Abstract: A method is provided for driving a plasma display panel having parallel first and second electrodes, third electrodes crossing the first and second electrodes, and discharge cells with electrodes crossing mutually in the form of a matrix. The method includes a reset period during which distribution of wall charges in the discharge cells is uniformed, an addressing period during which wall charges are produced in the discharge cells according to display data, and a sustain discharge period during which sustain discharge is induced in discharge cells in which wall charges are produced during the addressing period. The driving method includes during the reset period, in lines defined by the first and second electrodes, applying a first pulse, in which an applied voltage varies with time to induce first discharge, and applying a second pulse in which an applied voltage varies with time to induce second discharge as an erase discharge.Type: GrantFiled: September 25, 2013Date of Patent: July 29, 2014Assignee: Hitachi Maxell, Ltd.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Publication number: 20140022224Abstract: A method is provided for driving a plasma display panel having parallel first and second electrodes, third electrodes crossing the first and second electrodes, and discharge cells with electrodes crossing mutually in the form of a matrix. The method includes a reset period during which distribution of wall charges in the discharge cells is uniformed, an addressing period during which wall charges are produced in the discharge cells according to display data, and a sustain discharge period during which sustain discharge is induced in discharge cells in which wall charges are produced during the addressing period. The driving method includes during the reset period, in lines defined by the first and second electrodes, applying a first pulse, in which an applied voltage varies with time to induce first discharge, and applying a second pulse in which an applied voltage varies with time to induce second discharge as an erase discharge.Type: ApplicationFiled: September 25, 2013Publication date: January 23, 2014Applicant: HITACHI CONSUMER ELECTRONICS CO., LTD.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Patent number: 8570312Abstract: Provided is a plasma display device including a plasma display panel having a plurality of first and second electrodes extending in the horizontal direction and a plurality of third electrodes extending in the vertical direction, and first electrode driving circuit substrates to supply voltage to the first electrodes, in which center lines in the vertical direction of the first electrode driving circuit substrates are below a center line in the vertical direction of the plasma display panel.Type: GrantFiled: July 20, 2006Date of Patent: October 29, 2013Assignee: Hitachi Consumer Electronics Co., Ltd.Inventors: Kunihiko Ogata, Yoshikazu Kanazawa
-
Patent number: 8558761Abstract: Disclosed is a method for driving a plasma display panel in which a plurality of first electrodes and second electrodes are arranged parallel to each other, a plurality of third electrodes are arranged to cross the first and second electrodes, and discharge cells defined with areas in which the electrodes cross mutually are arranged in the form of a matrix. According to the driving method, a reset period is a period during which the distribution of wall charges in the plurality of discharge cells is uniformed. An addressing period is a period during which wall charges are produced in the discharge cells according to display data. A sustain discharge period is a period during which sustain discharge is induced in the discharge cells in which wall charges are produced during the addressing period.Type: GrantFiled: August 21, 2007Date of Patent: October 15, 2013Assignee: Hitachi Consumer Electronics Co., Ltd.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Patent number: 8344631Abstract: A method for driving a plasma display panel in which a plurality of first and second electrodes are arranged adjacently each other, a plurality of third electrodes are arranged to cross the first and second electrodes, the plasma display panel having a reset period, an address period, and a sustain discharge period is provided. The method includes in the reset period, applying to the second electrodes a first waveform voltage, whose applied potential increases with time, then applying to the second electrodes a second waveform voltage, whose applied potential decreases with time.Type: GrantFiled: August 8, 2011Date of Patent: January 1, 2013Assignee: Hitachi Plasma Patent Licensing Co., Ltd.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Publication number: 20120075276Abstract: A plasma display apparatus and method are provided. The plasma display apparatus includes a plasma display panel in which first electrodes and second electrodes are arranged adjacently and third electrodes are arranged to cross the first and second electrodes. The method for driving a plasma display apparatus in which first electrodes and second electrodes are arranged adjacently and third electrodes are arranged to cross the first and second electrodes and in which one field comprises subfields having a reset period followed by an address period and a sustain period includes in a reset period, applying to second electrodes a voltage of a first waveform in which an applied voltage value increases according to a lapse of time and applying to second electrodes a voltage of a second waveform in which an applied voltage value decreases according to a lapse of time.Type: ApplicationFiled: September 23, 2011Publication date: March 29, 2012Applicant: FUJITSU HITACHI PLASMA DISPLAY LIMITEDInventors: Yoshikazu Kanazawa, Shigeharu Asao
-
Publication number: 20120032602Abstract: A method for driving a plasma display panel in which a plurality of first and second electrodes are arranged adjacently each other, a plurality of third electrodes are arranged to cross the first and second electrodes, the plasma display panel having a reset period, an address period, and a sustain discharge period is provided. The method includes in the reset period, applying to the second electrodes a first waveform voltage, whose applied potential increases with time, then applying to the second electrodes a second waveform voltage, whose applied potential decreases with time.Type: ApplicationFiled: August 8, 2011Publication date: February 9, 2012Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Publication number: 20120007847Abstract: An electrode drive circuit of a plasma display device includes a scan driver provided with plural drivers having first and second switching elements and first and second diodes, and a positive reset pulse generating circuit by which a first superposed voltage obtained by applying a predetermined first voltage to a low potential side terminal of the second switching element and superposing the first voltage and a voltage between a high potential side terminal of the first switching element and the low potential side terminal of the second switching element is generated to the high potential side terminal of the first switching element. The first superposed voltage is applied to the electrodes via the first switching element.Type: ApplicationFiled: September 20, 2011Publication date: January 12, 2012Inventors: Yoshikazu KANAZAWA, Shigetoshi Tomio, Takashi Fujisaki
-
Patent number: 8094092Abstract: A method of driving a PDP apparatus to sufficiently suppress the background light emission and improve the dark room contrast, in which first electrodes and second electrodes are arranged adjacently, a first display line is formed between one side of the second electrode and the first electrode adjacent thereto, a second display line is formed between the other side of the second electrode and the first electrode adjacent thereto, and the interlaced display that displays the first display line and the second display line alternately in different fields is performed, has been disclosed, wherein the reset voltage that directly relates to the intensity of the background light emission is varied according to the number of times of sustain discharges, the display conditions, and so on, in each subfield and the reset discharge is caused to occur with the minimum voltage in each subfield.Type: GrantFiled: July 11, 2008Date of Patent: January 10, 2012Assignee: Fujitsu Hitachi Plasma Display LimitedInventors: Yoshikazu Kanazawa, Shigeharu Asao
-
Publication number: 20120001836Abstract: An electrode drive circuit of a plasma display device includes a scan driver provided with plural drivers having first and second switching elements and first and second diodes, and a positive reset pulse generating circuit by which a first superposed voltage obtained by applying a predetermined first voltage to a low potential side terminal of the second switching element and superposing the first voltage and a voltage between a high potential side terminal of the first switching element and the low potential side terminal of the second switching element is generated to the high potential side terminal of the first switching element. The first superposed voltage is applied to the electrodes via the first switching element.Type: ApplicationFiled: September 20, 2011Publication date: January 5, 2012Inventors: Yoshikazu KANAZAWA, Shigetoshi TOMIO, Takashi FUJISAKI
-
Patent number: 8022897Abstract: Disclosed is a method for driving a plasma display panel in which a plurality of first electrodes and second electrodes are arranged parallel to each other, a plurality of third electrodes are arranged to cross the first and second electrodes, and discharge cells defined with areas in which the electrodes cross mutually are arranged in the form of a matrix. According to the driving method, a reset period is a period during which the distribution of wall charges in the plurality of discharge cells is uniformed. An addressing period is a period during which wall charges are produced in the discharge cells according to display data. A sustain discharge period is a period during which sustain discharge is induced in the discharge cells in which wall charges are produced during the addressing period.Type: GrantFiled: August 21, 2007Date of Patent: September 20, 2011Assignee: Hitachi Plasma Licensing Co., Ltd.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Patent number: 8018168Abstract: Disclosed is a method for driving a plasma display panel in which a plurality of first electrodes and second electrodes are arranged parallel to each other, a plurality of third electrodes are arranged to cross the first and second electrodes, and discharge cells defined with areas in which the electrodes cross mutually are arranged in the form of a matrix. According to the driving method, a reset period is a period during which the distribution of wall charges in the plurality of discharge cells is uniformed. An addressing period is a period during which wall charges are produced in the discharge cells according to display data. A sustain discharge period is a period during which sustain discharge is induced in the discharge cells in which wall charges are produced during the addressing period.Type: GrantFiled: August 21, 2007Date of Patent: September 13, 2011Assignee: Hitachi Plasma Patent Licensing Co., Ltd.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Patent number: 8018167Abstract: Disclosed is a method for driving a plasma display panel in which a plurality of first electrodes and second electrodes are arranged parallel to each other, a plurality of third electrodes are arranged to cross the first and second electrodes, and discharge cells defined with areas in which the electrodes cross mutually are arranged in the form of a matrix. According to the driving method, a reset period is a period during which the distribution of wall charges in the plurality of discharge cells is uniformed. An addressing period is a period during which wall charges are produced in the discharge cells according to display data. A sustain discharge period is a period during which sustain discharge is induced in the discharge cells in which wall charges are produced during the addressing period.Type: GrantFiled: August 21, 2007Date of Patent: September 13, 2011Assignee: Hitachi Plasma Licensing Co., Ltd.Inventors: Noriaki Setoguchi, Shigeharu Asao, Yoshikazu Kanazawa
-
Publication number: 20110195737Abstract: A system capable of normally connecting a call without degrading the security level in a mobile terminal network, even in cases when a call addressed to a set of user equipment (UE) arrives via the Internet or a home network. In ST 101, a femto base station (110) receives a packet addressed to a set of UE (100) via the Internet or a home network and, in ST 102, starts a paging procedure. In ST 103, the set of UE (100) establishes an RRC connection to the femto base station (110). In ST 104, the UE (100) transmits, to the femto base station (110), a paging response addressed to the SGSN (150). In ST 105, the femto base station (110) performs NAS verification. If the femto base station (110) detects the paging response to a paging request made by itself, the femto base station (110), in ST 107, changes the service type of the service request received from the UE (100) from the paging response to signaling.Type: ApplicationFiled: October 29, 2009Publication date: August 11, 2011Applicant: PANASONIC CORPORATIONInventors: Takeshi Kanazawa, Yoshikazu Ishii
-
Patent number: 7944407Abstract: A display apparatus, that can prevent thermal destruction and burning with a simple structure, has been disclosed. In the apparatus it is judged that there is possibility of a pattern, whose area with high brightness is small, being displayed frequently, when a state in which the total light emission pulse number remains large occurs with high frequency, and if such a state is detected, the total light emission pulse number (sustain frequency) is reduced to prevent the thermal destruction and burning.Type: GrantFiled: August 12, 2005Date of Patent: May 17, 2011Assignee: Fujitsu Hitachi Plasma Display LimitedInventors: Ayahito Kojima, Shigeki Kameyama, Hirohito Kuriyama, Yoshikazu Kanazawa, Toshio Ueda