Patents by Inventor Yu-Cheng Tung
Yu-Cheng Tung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230144120Abstract: The present disclosure relates to a semiconductor memory device and a fabricating method thereof, and the semiconductor memory device includes a substrate, bit lines, plugs and a spacer structure. The bit lines are separately disposed on the substrate, and the plugs are also disposed on the substrate to alternately arrange with the bit lines. The spacer structure is disposed on the substrate, between each of the bit lines and each of the plugs. The spacer structure includes a first air gap layer, a first spacer and a second air gap layer, and the first air gap layer, the first spacer and the second air gap layer are sequentially stacked between sidewalls of the bit lines and the plugs. Therefore, two air gap layers may be formed between the bit lines and the storage node contacts to improve the delay between the resistor and the capacitor.Type: ApplicationFiled: January 11, 2022Publication date: May 11, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Ken-Li Chen, Yifei Yan, Yu-Cheng Tung
-
Publication number: 20230139254Abstract: A capacitor structure and a manufacturing method thereof are disclosed in this invention. The capacitor structure includes a first electrode, a second electrode, and a capacitor dielectric stacked layer. The capacitor dielectric stacked layer is disposed between the first electrode and the second electrode, and the capacitor dielectric stacked layer includes a first dielectric layer. The first dielectric layer includes a first zirconium oxide layer and a first zirconium silicon oxide layer. A manufacturing method of a capacitor structure includes the following steps. A capacitor dielectric stacked layer is formed on a first electrode, and the capacitor dielectric stacked layer includes a first dielectric layer. The first dielectric layer includes a first zirconium oxide layer and a first zirconium silicon oxide layer. Subsequently, a second electrode is formed on the capacitor dielectric stacked layer, and the capacitor dielectric stacked layer is located between the first electrode and the second electrode.Type: ApplicationFiled: December 5, 2021Publication date: May 4, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Chia-Wei Wu, Yu-Cheng Tung
-
Publication number: 20230106501Abstract: The present invention provides a semiconductor memory device including a substrate, a plurality of capacitors and a supporting layer disposed on the substrate, wherein each of the capacitors is connected with at least one of the adjacent capacitors through the supporting layer. Each of the capacitors includes first electrodes, a high-k dielectric layer and a second electrode, and the high-k dielectric layer is disposed between the first electrodes and the second electrode. Due to the supporting layer directly contacts the high-k dielectric layer through a surface thereof, and the high-k dielectric layer completely covers the surface, the second electrode may be formed directly within openings with an enlarged dimension. Accordingly, the process difficulty of performing the deposition and etching processes within the openings may be reduced, and the capacitance of the capacitors is further increased.Type: ApplicationFiled: December 9, 2022Publication date: April 6, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Pei-Ting Tsai, Yu-Cheng Tung, Tsuo-Wen Lu, Min-Teng Chen, Tsung-Wen Chen
-
Publication number: 20230092928Abstract: A semiconductor memory device includes a substrate, at least one word line, a plurality of bit lines and a plurality of insulating structures. The word line is disposed in the substrate, extends along a first direction, and includes a gate cap layer. The bit lines are disposed on the substrate and respectively extend along a second direction. The bit line crosses the word line, and includes a conductive layer. The insulating structures are disposed on the word line and respectively disposed between the bit lines. The bottom surface of the insulating structure is located in the gate cap layer. The area of the top surface of the insulating structure is larger than the area of the bottom surface of the insulating structure.Type: ApplicationFiled: November 16, 2021Publication date: March 23, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Yu-Cheng Tung
-
Patent number: 11610900Abstract: The invention provides a semiconductor storage device including a substrate, a plurality of active areas which are arranged along an oblique direction, a dummy active area pattern, and the dummy active area pattern comprises a first edge principal axis pattern and a plurality of first long branches and a plurality of short branches connecting edge principal axis patterns, and a plurality of storage nodes are in contact with each other. According to the invention, a part of the storage node contacts are arranged on the dummy active area pattern, so that the difficulty of the manufacturing process can be reduced, and the surrounding storage node contacts can serve as protection structures to protect components and prevent the components from being physically or electrically affected.Type: GrantFiled: July 14, 2021Date of Patent: March 21, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Patent number: 11600622Abstract: The present disclosure relates to a fabricating method of a semiconductor memory device including the following steps. Firstly, a substrate is provided, and a plurality of gate structures is formed in the substrate, with each of the gate structures being parallel with each other and extending along a first direction. Next, a plurality of isolation fins is formed on the substrate, wherein each of the isolation fins is parallel with each other and extends along the first direction, over each of the gate structures respectively. After forming the isolation fins, at least one bit line is formed on the substrate, extending along a second direction being perpendicular to the first direction, wherein the at least one bit line comprises a plurality of pins extending along a direction being perpendicular to the substrate, and each of the pins is alternately arranged with each of the isolation fins along the second direction.Type: GrantFiled: June 2, 2021Date of Patent: March 7, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Li-Wei Feng, Yu-Cheng Tung
-
Publication number: 20230049202Abstract: A semiconductor structure, including a plurality of connection patterns disposed on the substrate, and a merged pattern disposed between adjacent two of the connection patterns, wherein the merged pattern includes a first outer line, a central line and a second outer line sequentially arranged along a first direction and connected with each other, and an end surface of the first outer line, an end surface of the central line and an end surface of the second outer line are misaligned along the first direction.Type: ApplicationFiled: March 29, 2022Publication date: February 16, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Gang-Yi Lin, Yu-Cheng Tung, Yi-Wang Jhan, Yifei Yan, Xiaopei FANG
-
Publication number: 20230028009Abstract: A semiconductor memory device includes a substrate, an active structure, a shallow trench isolation and a plurality of word lines. The active structure is disposed in the substrate, and includes a plurality of first active fragments and a plurality of second active fragments extended parallel to each other along a first direction and the second active fragments are disposed outside a periphery of all of the first active fragments. The shallow trench isolation is disposed in the substrate to surround the active structure, and which includes a plurality of first portions and a plurality of second portions. The word lines are disposed in the substrate, parallel with each other to extend along a second direction, wherein at least one of the word lines are only intersected with the second active fragments, or at least one of the word lines does not pass through any one of the second portions.Type: ApplicationFiled: November 2, 2021Publication date: January 26, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Yu-Cheng Tung
-
Patent number: 11557645Abstract: The present invention provides a semiconductor memory device and a fabricating method thereof. The semiconductor memory device includes a substrate, a plurality of capacitors and a supporting layer disposed on the substrate, wherein each of the capacitors is connected with at least one of the adjacent capacitors through the supporting layer. Each of the capacitors includes first electrodes, a high-k dielectric layer and a second electrode, and the high-k dielectric layer is disposed between the first electrodes and the second electrode. Due to the supporting layer directly contacts the high-k dielectric layer through a surface thereof, and the high-k dielectric layer completely covers the surface, the second electrode may be formed directly within openings with an enlarged dimension. Accordingly, the process difficulty of performing the deposition and etching processes within the openings may be reduced, and the capacitance of the capacitors is further increased.Type: GrantFiled: April 16, 2021Date of Patent: January 17, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Pei-Ting Tsai, Yu-Cheng Tung, Tsuo-Wen Lu, Min-Teng Chen, Tsung-Wen Chen
-
Publication number: 20230008188Abstract: The invention discloses a semiconductor memory device, which is characterized by comprising a substrate defining a cell region and an adjacent periphery region, a plurality of bit lines are arranged on the substrate and arranged along a first direction, each bit line comprises a conductive part, and the bit line comprises four sidewalls, and a spacer surrounds the four sidewalls of the bit line, the spacer comprises two short spacers covering two ends of the conductive part, two long spacers covering the two long sides of the conductive part, and a plurality of storage node contact isolations located between any two adjacent bit lines, at least a part of the storage node contact isolations cover directly above the spacers. The structure of the invention can improve the electrical isolation effect, preferably avoid leakage current and improve the quality of components.Type: ApplicationFiled: August 23, 2021Publication date: January 12, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang, Shih-Han Hung, Li-Wei Feng
-
Publication number: 20230008059Abstract: The present disclosure relates to a semiconductor device and a method of fabricating the same, which includes a substrate, a plurality of bit lines, a plurality of first plugs, a first spacer, a second spacer, a plurality of second plugs and a metal silicide layer. The bit lines are disposed on the substrate. The first plugs are disposed on the substrate and separated from the bit lines. The first spacer and the second spacer are disposed between each of the bit lines and the first plugs, and include a first height and a second height respectively. The second plugs are disposed on the first plugs respectively, and the metal silicide layer is disposed between the first plugs and the second plugs, wherein an end surface of the metal silicide layer is clamped between the second spacer and the first spacer.Type: ApplicationFiled: August 8, 2021Publication date: January 12, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Publication number: 20220415903Abstract: A semiconductor structure includes a substrate comprising a peripheral region and a memory region defined thereon, a first dielectric layer disposed on the substrate, a second dielectric layer disposed on the first dielectric layer, an opening on the peripheral region of the substrate and having a lower portion through the first dielectric layer and an upper portion through the second dielectric layer, an interconnecting structure disposed on the second dielectric layer and two sides of the opening, a contact structure disposed in the lower portion of the opening, and a spacer covering a top surface of the contact structure, a sidewall of the second dielectric layer, and a sidewall of the interconnecting structure.Type: ApplicationFiled: July 19, 2021Publication date: December 29, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yi-Wang Jhan, Fu-Che Lee, Gang-Yi Lin, An-Chi Liu, Yifei Yan, Yu-Cheng Tung
-
Publication number: 20220415895Abstract: A semiconductor structure includes a substrate, a contact structure disposed on the substrate, and two first gate structures disposed on the substrate and at two sides of the first contact structure. The contact structure has a T-shaped cross-sectional profile having a first portion contacting the substrate and a second portion disposed on the first portion. A top surface of the second portion of the contact structure is flush with top surfaces of the two first gate structures.Type: ApplicationFiled: July 19, 2021Publication date: December 29, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yi-Wang Jhan, Fu-Che Lee, Gang-Yi Lin, An-Chi Liu, Yifei Yan, Yu-Cheng Tung
-
Publication number: 20220406651Abstract: The present disclosure relates to a semiconductor device and a method of fabricating the same. The semiconductor device includes a substrate, an active structure, and a shallow trench isolation. The active structure is disposed in the substrate, and includes a plurality of first active fragments and a plurality of second active fragments, with the first active fragments and the second active fragments parallel and separately extended along a first direction. A plurality of first openings disposed in the substrate, between two adjacent ones of the first active fragments, and a plurality of second openings disposed in the substrate, between two adjacent ones of the second active fragments, wherein an aperture of the second openings is greater than an aperture of the first openings. The shallow trench isolation is disposed in the substrate to fill in the first openings and the second openings, and to surround the active structure.Type: ApplicationFiled: August 9, 2021Publication date: December 22, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Enping Cheng, Li-Wei Feng, Yu-Cheng Tung
-
Publication number: 20220384191Abstract: A DRAM includes a substrate, a plurality of first active regions disposed on the substrate and arranged end-to-end along the first direction, and a plurality of second active regions disposed between the first active regions and arranged end-to-end along the first direction. The second active regions respectively have a first sidewall adjacent to a first trench between the second active region and one of the first active regions and a second sidewall adjacent to a second trench between the ends of the first active regions, wherein the second sidewall is taper than the first sidewall in a cross-sectional view.Type: ApplicationFiled: July 28, 2021Publication date: December 1, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yaoguang Xu, Hsien-Shih Chu, Yun-Fan Chou, Yu-Cheng Tung, Chaoxiong Wang
-
Publication number: 20220384431Abstract: The present disclosure relates to a semiconductor device and a method of forming the same, and the semiconductor device includes a substrate, a gate line and a stress layer. The substrate has a plurality of first fins protruded from the substrate. The gate line is disposed over the substrate, across the first fins, to further include a gate electrode and a gate dielectric layer, wherein the dielectric layer is disposed between the gate electrode layer and the first fins. The stress layer is disposed only on lateral surfaces of the first fins and on a top surface of the substrate, wherein a material of the stress layer is different from a material of the first fins.Type: ApplicationFiled: July 29, 2021Publication date: December 1, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yi-Wang Jhan, Fu-Che Lee, Huixian LAI, Yu-Cheng Tung, An-Chi Liu, Gang-Yi Lin
-
Publication number: 20220375783Abstract: The present disclosure relates to a semiconductor device and a method of fabricating the same, the semiconductor device including a substrate, an active structure and a shallow trench isolation. The active structure is disposed within the substrate, including a plurality of first active fragments and a plurality of second active fragments. The first active fragments and the second active fragments are parallel and separately extended along a first direction, and the second active fragments are disposed outside all of the first active fragments. The first active fragments have a same length in the first direction, being a first length, the second active fragment have a second length in the first direction, and the second length is greater than the first length.Type: ApplicationFiled: August 9, 2021Publication date: November 24, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Publication number: 20220359531Abstract: The present disclosure relates to a fabricating method of a semiconductor memory device including the following steps. Firstly, a substrate is provided, and a plurality of gate structures is formed in the substrate, with each of the gate structures being parallel with each other and extending along a first direction. Next, a plurality of isolation fins is formed on the substrate, wherein each of the isolation fins is parallel with each other and extends along the first direction, over each of the gate structures respectively. After forming the isolation fins, at least one bit line is formed on the substrate, extending along a second direction being perpendicular to the first direction, wherein the at least one bit line comprises a plurality of pins extending along a direction being perpendicular to the substrate, and each of the pins is alternately arranged with each of the isolation fins along the second direction.Type: ApplicationFiled: June 2, 2021Publication date: November 10, 2022Inventors: Janbo Zhang, Li-Wei Feng, Yu-Cheng Tung
-
Publication number: 20220359527Abstract: The present disclosure relates to a semiconductor memory device and a method of fabricating the same, and the semiconductor memory device includes a substrate, an active structure and a shallow trench isolation. The active structure is disposed within the substrate and includes a first active region and a second active region. The first active region includes a plurality of active region units, and the second active region is disposed at an outer side of the first active region to directly connect to a portion of the active region units. The second active region includes a plurality of first openings disposed an edge of the second active region. The shallow trench isolation is disposed within the substrate, to surround the active structure.Type: ApplicationFiled: July 5, 2022Publication date: November 10, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Enping Cheng, Li-Wei Feng, Yu-Cheng Tung
-
Publication number: 20220359535Abstract: The invention provides a semiconductor storage device including a substrate, a plurality of active areas which are arranged along an oblique direction, a dummy active area pattern, and the dummy active area pattern comprises a first edge principal axis pattern and a plurality of first long branches and a plurality of short branches connecting edge principal axis patterns, and a plurality of storage nodes are in contact with each other. According to the invention, a part of the storage node contacts are arranged on the dummy active area pattern, so that the difficulty of the manufacturing process can be reduced, and the surrounding storage node contacts can serve as protection structures to protect components and prevent the components from being physically or electrically affected.Type: ApplicationFiled: July 14, 2021Publication date: November 10, 2022Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang