Patents Issued in March 31, 2016
-
Publication number: 20160092285Abstract: A computer-implemented method for managing loop code in a compiler includes using a conflict detection procedure that detects across-iteration dependency for arrays of single memory addresses to determine whether a potential across-iteration dependency exists for arrays of memory addresses for ranges of memory accessed by the loop code.Type: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Inventors: Albert Hartono, Nalini Vasudevan, Sara S. Baghsorkhi, Cheng Wang, Youfeng Wu
-
Publication number: 20160092286Abstract: The disclosure generally describes computer-implemented methods, software, and systems for presenting error information. An indication is received of a selected error for a product installation. Installations are identified having a matching stream, build number and error. Other builds in a same stream having the same error are identified. Information is provided for displaying a graph having a horizontal line graph including first nodes representing builds in the same stream having the same error. Other occurrences of the error in builds of other streams are identified. Information for updating the graph is provided with parallel lines for each of the other streams, each parallel line including second nodes representing builds. An oldest one of the first nodes and second nodes is identified. Information is provided for presenting a list of potential changes occurring before the date associated with the oldest node and that are candidates for causing the error.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: Miles Henley, Dolan Sum, Alfred Fung, Edward Lam, Tao Lin, Randy Uy, Ren Horikiri, Jeff Lavoie
-
Publication number: 20160092287Abstract: Apparatus, systems, and methods for Recovery algorithm in memory are described. In one embodiment, a controller comprises logic to receive reliability information from at least one component of a storage device coupled to the controller, store the reliability information in a memory communicatively coupled to the controller, generate at least one reliability indicator for the storage device, and forward the reliability indicator to an election module. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Applicant: Intel CorporationInventors: ARIJIT BISWAS, STEPHEN A. RACUNAS, ROBERT F. KWASNICK
-
Publication number: 20160092288Abstract: A system of remote nodes may be divided into sets of partner nodes. One remote node becomes a partner of another remote node. As partners, the nodes agree to monitor each other's health and report anomalies, such as a failure of one of the nodes, to a monitoring server. The nodes do so using a persistent communication link, such as an open socket. Using the described techniques, the monitoring load of a system is distributed in part away from the monitoring server and to the nodes themselves. This may reduce the resources required of the monitoring server. At the same time, since nodes are now being monitored by partner nodes that are likely to be closer than the monitoring server, and/or on account of the monitoring being performed via a persistent communication link, certain failures can be detected in real-time or near real-time.Type: ApplicationFiled: April 13, 2015Publication date: March 31, 2016Inventors: RAHUL RAWAT, JONATHAN D. KLEIN, JAYAKUMAR SADRAS, SREEKANTH VEDAVYAS, SRIRAM KINI, ANNESHARMILA IMMANUELJOSEPH, MARK RAMACHER, ANURAG MATHUR, FAROUK ABUSHABAN
-
Publication number: 20160092289Abstract: A determination method, for determining a possibility of a new failure in a system, includes: obtaining first setting values for a plurality of setting items of the system when a failure in the system occurs; obtaining second setting values for the plurality of setting items when an input that the failure has been recovered is received; identifying at least one setting item from among the plurality of setting items based on the first setting values and the second setting values, the at least one setting item having a first setting value different from a second setting value; determining a value from among the first value and the second value of the at least one setting item; comparing an input value regarding the at least one setting item and the value; determining the possibility based on a result of the comparing; and outputting information regarding the possibility.Type: ApplicationFiled: August 20, 2015Publication date: March 31, 2016Applicant: FUJITSU LIMITEDInventors: Hiroshi Otsuka, YUKIHIRO WATANABE, YASUHIDE MATSUMOTO
-
Publication number: 20160092290Abstract: Processing data errors in a data processing system, includes a computer receiving one or more patterns and a data set. The one or more patterns describe characteristics of an erroneous data record and are associated with a root cause. The root cause includes a description of a technical deficiency causing the data error in the erroneous data record. Responsive to the computer determining that a first set of data records in the received data set have characteristics that match a first pattern of the one or more patterns, the computer assigns the first set of data records of the received data set having characteristics that match the first pattern to a first error group.Type: ApplicationFiled: September 2, 2015Publication date: March 31, 2016Inventors: Peter Gerstl, Mike Grasselt, Albert Maier, Thomas Schwarz, Oliver Suhre
-
Publication number: 20160092291Abstract: Analysis system, analysis method and program. The system includes: trace means for acquiring a command issued by software executed in an information processing system and a physical address of a memory used by the command as trace data, and recording the trace data to storage means; event detecting means for detecting an event caused to occur by the software and acquiring event information; conversion means for converting the event information to a memory access pattern configured with a plurality of commands for accessing the memory and a plurality of physical addresses; and memory accessing means for accessing the memory using the converted memory access pattern, causing the trace means to acquire trace data and record the trace data to the storage means.Type: ApplicationFiled: September 16, 2015Publication date: March 31, 2016Inventor: Seiji Munetoh
-
Publication number: 20160092292Abstract: Embodiments of the present disclosure provide a method, a computer program product and an apparatus for determining a failure location in a storage system by obtaining performance information of a disk; in response to the performance information indicating that at least one or more performance indices exceed a corresponding predetermined threshold, determining whether a health condition of the disk is normal based on at least one or more performance indices; and in response to determining that the health condition of the disk is normal, determining a failure location based on the health condition information of at least one or more elements in a communication path of the disk, and it may be diagnosed whether a failure occurs to the disk per se or in its communication path, and before a potential failure occurs to the disk, it may also predict the failure thereby preventing data loss.Type: ApplicationFiled: September 28, 2015Publication date: March 31, 2016Inventors: Man Lv, Chris Zirui Liu, Colin Yong Zou
-
Publication number: 20160092293Abstract: The present invention provides a semiconductor memory device that can perform failure detection of an address decoder by a simple method with a low area overhead. The semiconductor memory device includes: a first memory array having a plurality of first memory cells arrange in matrix; a plurality of word lines provided corresponding to each of the memory cell rows; an address decoder for selecting a word line from the word lines based on the input address information; a second memory array that is provided adjacent to the first memory array in the column direction, having a plurality of second memory cells able to read address information used in the selection of the previously stored word line, according to the selection of the word line extended to the second memory array; and a comparison circuit for comparing the input address information with the address information read from the second memory array.Type: ApplicationFiled: September 28, 2015Publication date: March 31, 2016Inventors: Yuichiro ISHII, Atsushi MIYANISHI, Yoshikazu SAITO
-
Publication number: 20160092294Abstract: A method and apparatus can be configured to automatically trigger a notifying event when a failure occurs. The method can also store information specifically relating to the failure. The storing is performed upon the automatic triggering of the notifying event. The specific information is stored such that the specific information persists after a system restart.Type: ApplicationFiled: May 22, 2013Publication date: March 31, 2016Inventor: Heikki Jarmo Tapani LAAKSONEN
-
Publication number: 20160092295Abstract: Embodiments of the invention provide systems and methods for logging of messages in a development environment. More specifically, embodiments of the present invention provide dynamically adaptive logging of runtime messages generated by an application. These embodiments provide a way to handle the volume of information stored in the logs by dynamically changing the severity associated with generated messages based on previous code path execution. Embodiments can use a set of metrics to replace the usual static log level associated with the code by the developer. For example, such metrics can include but are not limited to a cost-based (storage volume on disk), an exception-based (weight increase in catch block), and/or a crowd-based (community can vote down noise). As a result, embodiments can provide more detailed information when the error is recurring for a particular user but without generating so much information as to make the log difficult to use.Type: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: ERIC BERTRAND RAJKOVIC, EUGENE CHIKOVANI, OLIVER STEINMEIER
-
Publication number: 20160092296Abstract: A processor receives a request to perform a transaction, wherein each activity of the transaction is respectively associated with an application server process. The processor creates an entry in a mapping file, which includes at least information regarding the transaction, one or more resource managers to perform activities of the transaction, and the resources managed by the one or more resource managers. In response to detection of a failure of a resource manager of the one or more resource managers, the processor receives a notification from a call-back function of an XA specification switch of the resource manager associated with the failure. The processor identifies an application server process associated with the failure of the resource manager, and sends an event to terminate the application server process associated with the failure of the resource manager.Type: ApplicationFiled: September 30, 2014Publication date: March 31, 2016Inventors: Madhu B. Ananthapadmanabh, Tomohiro Taguchi, Hariharan N. Venkitachalam, Gopalakrishnan P
-
Publication number: 20160092297Abstract: An API gateway provides a failure policy for services that fail when presented with a request. An API definition includes a policy for controlling subsequent calls to a server once failures are detected. The policy provides a threshold number of failures before requests are failed-fast. After a timeout period, requests are again presented to the service in an attempt to reset the system. The first request is allowed to pass and subsequent calls are either allowed to pass, if the requests succeed, or fail fast if the requests fail. When the requests succeed, the system follows a procedure to ramp up the use of the service in order to allow the system time to recover, by looping through stages configured by the service and set out in the API definition.Type: ApplicationFiled: September 29, 2015Publication date: March 31, 2016Applicant: Digital River, Inc.Inventors: Armando Mazon, Jonathan Kenneth Losch
-
Publication number: 20160092298Abstract: A method includes receiving a plurality of streams of data from a plurality of data sources. During a first time interval of receiving the streams of data, the method further includes dividing each of the plurality of streams into a first time-aligned data segment to produce a set of first time-aligned data segments. The method further includes generating a first data matrix from data blocks of the set of first time-aligned data segments. The method further includes encoding the first data matrix using an encoding matrix to produce a first coded matrix. The method further includes slicing the first coded matrix into a first set of encoded data slices based on the first orientation. The method further includes outputting a first set of encoded data slices of the first coded matrix.Type: ApplicationFiled: November 30, 2015Publication date: March 31, 2016Applicant: International Business Machines CorporationInventors: Gary W. Grube, Timothy W. Markison
-
Publication number: 20160092299Abstract: A page data (e.g., upper page data) received from a host is stored in a transfer buffer of a controller of a solid state drive. Another page data (e.g., lower page data) is read from a non-volatile memory (e.g., a NAND memory) to store in the transfer buffer as an error corrected page data. The error corrected page data and the page data are written to the non-volatile memory. In additional embodiments, a controller loads a page data (e.g., upper page data) received from the host in one or more NAND page buffers. The controller reads another page data (e.g., lower page data) from a NAND memory to store in a transfer buffer as an error corrected page data. The error corrected page data stored in the transfer buffer is loaded to the one or more NAND page buffers.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: Yogesh B. WAKCHAURE, David J. PELSTER, Eric L. HOFFMAN, Xin GUO, Aliasgar S. MADRASWALA
-
Publication number: 20160092300Abstract: Provided are a method, system, and apparatus using reliability information from multiple storage units and a parity storage unit to recover data for a failed one of the storage units. A decoding operation of the codeword is performed in each of the storage units comprising the data storage units other than the target data storage unit and the parity storage unit to produce reliability information. In response to the decoding operation failing for at least one additional failed storage unit comprising the data and/or parity storage units other than the target data storage unit that failed to decode, reliability information is obtained for the data portion of the at least one additional failed storage unit. The reliability information obtained from the storage units other than the target data storage unit is used to produce corrected data for the data unit in the target data storage unit.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: Andre LEI, Scott NELSON, Zion S. KWOK, Ravi H. MOTWANI
-
Publication number: 20160092301Abstract: A method for data storage includes reading storage values, which represent stored data, from a group of memory cells using read thresholds, and deriving respective soft reliability metrics for the storage values. The storage values are classified into two or more subgroups based on a predefined classification criterion. Independently within each subgroup, a subgroup-specific distribution of the storage values in the subgroup is estimated, and the soft reliability metrics of the storage values in the subgroup are corrected based on the subgroup-specific distribution. The stored data is decoded using the corrected soft reliability metrics.Type: ApplicationFiled: September 28, 2014Publication date: March 31, 2016Inventors: Tomer Ish-Shalom, Eyal Gurgi, Moti Teitel
-
Publication number: 20160092302Abstract: A memory system or flash memory device may include mechanism for handling power loss with a dual programming architecture. The state of primary and secondary blocks may be reconstructed to a state immediately preceding a power loss. The reconstruction may include comparing error correction code (ECC) headers of blocks to recreate a block exchange with fewer control updates. The comparison can be used to identify a primary and secondary block. The header may identify a particular stream, identify a free block, identify a release block, and other information.Type: ApplicationFiled: April 30, 2015Publication date: March 31, 2016Applicant: SANDISK TECHNOLOGIES INC.Inventors: Dinesh Agarwal, Vijay Sivasankaran
-
Publication number: 20160092303Abstract: A method for reading data stored in a flash memory includes at least the following steps: controlling the flash memory to perform a plurality of read operations upon a plurality of memory cells included in the flash memory; obtaining a plurality of bit sequences read from the memory cells, respectively, wherein the read operations read bits of a predetermined bit order from the memory cells by utilizing different control gate voltage settings; and determining readout information of the memory cells according to binary digit distribution characteristics of the bit sequences.Type: ApplicationFiled: December 2, 2015Publication date: March 31, 2016Inventor: Tsung-Chieh Yang
-
Publication number: 20160092304Abstract: A method for managing persistent storage. The method includes selecting a page for a proactive read request, where the page is located in the persistent storage. The method further includes issuing the proactive read request to the page, receiving, in response to the proactive read request, a bit error value (BEV) for data stored on the page, obtaining a BEV threshold (T) for the page, wherein T is determined using a program/erase cycle value associated with the page and a retention time of the data stored on the page, making a first determination that the BEV is greater than T, based on the first determination: identifying an m-page, where the m-page is a set of pages and the page is in the set of pages, and setting the m-page as non-allocatable for future operations.Type: ApplicationFiled: September 30, 2014Publication date: March 31, 2016Inventors: Haleh Tabrizi, Rajiv Agarwal, Jeffrey Paul Ferreira, Jeffrey S. Bonwick, Michael W. Shapiro
-
Publication number: 20160092305Abstract: In some examples, a memory device includes memory arrays configured to store pages of data organized into multiple ECC words. The memory device also includes at least one input/output pad for each ECC word associated with a page, such that a first level of error correction may be performed by the memory device on each of the ECC words associated with a page and a second level of error correction may be performed on the data output by each of the input/output pads during a particular period of time. Each of the one or more input/output pads of the memory device may be configured to provide only one bit of data per ECC word to an external source during an access from an external source.Type: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Inventors: Syed M. Alam, Thomas Andre
-
Publication number: 20160092306Abstract: An example device in accordance with an aspect of the present disclosure includes a first error corrector to perform platform error correction based on a stride length. A memory includes a second error corrector that is to perform on-memory error correction that is to be disabled for platform error correction.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: Melvin K. Benedict, Lidia Warnes
-
Publication number: 20160092307Abstract: Exposing internal error correction bits from a memory device for use as metadata bits by an external memory controller. In a first mode the memory device applies internal error correction bits for internal error correction at the memory device. In a second mode the memory device exposes the internal error correction bits to the memory controller to allow the memory controller to use the data.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: Nadav Bonen, Kuljit S. Bains, John B. Halbert
-
Publication number: 20160092308Abstract: Disclosed herein is a computer implemented method of performing recovery for a customer server system that has an associated backup of server system data of the customer server system, the method comprising the steps of: receiving a server recovery request at a portal for a rebuild of at least part of the customer server system; and, sending a request from the portal to a cloud-based data centre for on-demand provisioning of cloud-based server resources, wherein the request includes information on the location of at least part of the backup of the server system data to enable the deployment of a rebuild of at least part of the customer server system at the cloud-based data centre. Advantages include a user being able to easily manage disaster recovery testing as well as actual live recovery operations. The use of temporary servers in the cloud is an efficient, and inexpensive, use of resources as the servers can be rented and used only when required.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventor: Richard Douglas Bates
-
Publication number: 20160092309Abstract: According to one embodiment, a method includes initiating a rebuild process in a storage system having at least one solid state drive, obtaining a bitmap indicating which blocks of data are in a garbage collection process, determining which blocks of data are in the garbage collection process using the bitmap, accessing the blocks of data that are not in the garbage collection process, not accessing the blocks of data that are in the garbage collection process, and performing the rebuild process using the blocks of data that are not in the garbage collection process.Type: ApplicationFiled: September 30, 2014Publication date: March 31, 2016Inventors: Xue Dong Gao, Brian A. Rinaldi, Qian Su, You Wei
-
Publication number: 20160092310Abstract: Methods and systems are described managing module for remotely managing hardware of at least one of a plurality of distributed remote storage devices. A computer implemented method includes locally monitoring a system (including, for example, a core operating system) of the hardware, locally detecting an abnormal or unresponsive state of the system, generating a notice when the abnormal or unresponsive state is detected, delivering the notice to a remotely located central service, and automatically rebooting the hardware when the abnormal or unresponsive state is detected.Type: ApplicationFiled: September 30, 2014Publication date: March 31, 2016Inventors: Alen Lynn Peacock, Paul Cannon, Andrew Harding, John Timothy Olds, Thomas Jeffrey Stokes, Jeffrey Michael Wendling
-
Publication number: 20160092311Abstract: Utilizing an incremental backup in a decremental backup system. In one example embodiment, a method for utilizing an incremental backup in a decremental backup system includes creating a base backup that includes all original allocated blocks in a source storage at a first point in time. Next, an incremental backup is created that includes allocated blocks in the source storage that were newly allocated or were changed between the first point in time and a second point in time. The changed allocated blocks in the incremental backup are identified. During a third time period, a decremental backup is created and the incremental backup is ingested into the base backup by copying, into the decremental backup, original allocated blocks from the base backup that correspond to the changed allocated blocks in the incremental backup. Lastly, the newly-allocated blocks and the changed allocated blocks from the incremental backup are added to the base backup.Type: ApplicationFiled: September 30, 2014Publication date: March 31, 2016Inventor: Nathan S. Bushman
-
Publication number: 20160092312Abstract: In connection with a data distribution architecture, client-side “deduplication” techniques may be utilized for data transfers occurring among various file system nodes. In some examples, these deduplication techniques involve fingerprinting file system elements that are being shared and transferred, and dividing each file into separate units referred to as “blocks” or “chunks.” These separate units may be used for independently rebuilding a file from local and remote collections, storage locations, or sources. The deduplication techniques may be applied to data transfers to prevent unnecessary data transfers, and to reduce the amount of bandwidth, processing power, and memory used to synchronize and transfer data among the file system nodes. The described deduplication concepts may also be applied for purposes of efficient file replication, data transfers, and file system events occurring within and among networks and file system nodes.Type: ApplicationFiled: December 31, 2014Publication date: March 31, 2016Applicant: Code 42 Software, Inc.Inventors: Matthew Dornquast, Brian Bispala, Damon Allison, Brad Armstrong, Marshall Scorcio, Rory Lonergan, Peter Lindquist, Christopher Parker
-
Publication number: 20160092313Abstract: Technologies are described herein to use snapshot backups for licensing. Some example technologies may access a snapshot backup that is taken during an execution of a virtual machine on a server. One or more snapshot backups may be examined to detect applications that executed on the server at a time the snapshot backup was taken. A determination may be made as to what applications that were identified are subject to a license. Licensing information may be provided that includes information associated with the one or more of the applications that are subject to the license.Type: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Inventor: Ezekiel Kruglick
-
Publication number: 20160092314Abstract: A computer-implemented method, carried out by one or more processors, for a modified asynchronous replication session. In an embodiment, the method comprises the steps of acquiring a lock on a volume configuration, where the lock prevents changes to the volume configuration between a first volume and a second volume at a remote site. Internal control block information is updated, where the update includes at least a volume serial number of the first volume matching a volume serial number of the second volume. Responsive to updating internal control block information, the acquired lock is released to allow changes to the volume configuration.Type: ApplicationFiled: September 30, 2014Publication date: March 31, 2016Inventors: Robert N. Crockett, Eduard A. Diel, Lisa J. Gundy, David M. Shackelford
-
Publication number: 20160092315Abstract: Rolling back data on tape in a file system is provided. A management tape is prepared. The management tape has only index files recorded thereon. The index files contain information about start positions and lengths of corresponding data files recorded on normal tapes. The index files further contain identification information for the normal tapes. A first index file of the management tape is read. The first index file is related to a data file to be rolled back. The first index file is read out from the management tape mounted on a first tape drive. The data file to be rolled back is read out of a first normal tape. The first normal tape is identified based on information in the first index file. The first normal tape is mounted on a second tape drive.Type: ApplicationFiled: August 10, 2015Publication date: March 31, 2016Inventors: Takashi Ashida, Hiroshi Itagaki, Setsuko Masuda, Tsuyoshi Miyamura, Terue Watanabe
-
Publication number: 20160092316Abstract: Staged restore of a decremental backup chain. In one example embodiment, a method includes, first, restoring a first backup of a source storage to a restore storage. Next, a second backup of the source storage in a decremental backup chain of the source storage is identified. Then, a third backup of the source storage in the decremental backup chain of the source storage is identified. Next, blocks in the decremental backup chain that were newly allocated in the source storage between the first point in time and the second point in time are identified. Then, the newly-allocated blocks are restored to the restore storage. Next, blocks in the decremental backup chain that were changed in the source storage between the first point in time and the second point in time are identified. Lastly, the changed blocks are restored to the restore storage.Type: ApplicationFiled: August 17, 2015Publication date: March 31, 2016Inventors: Nathan S. Bushman, Douglas Mark Lee
-
Publication number: 20160092317Abstract: A method for stream-processing data including a missing part in real time and thereafter updating the result of the stream processing. A technique for processing data is included. The technique includes receiving data; detecting a probably missing part in the received data while stream-processing the received data in real time; and comparing master data corresponding to the received data and having no missing part with the probably missing part, and if the received data has the missing part, updating the result of the stream processing using the master data.Type: ApplicationFiled: July 15, 2015Publication date: March 31, 2016Inventors: Kazuhito Akiyama, Yasuhisa Gotoh, Hiroya Ogihara
-
Publication number: 20160092318Abstract: A processor receives a request to perform a transaction, wherein each activity of the transaction is respectively associated with an application server process. The processor creates an entry in a mapping file, which includes at least information regarding the transaction, one or more resource managers to perform activities of the transaction, and the resources managed by the one or more resource managers. In response to detection of a failure of a resource manager of the one or more resource managers, the processor receives a notification from a call-back function of an XA specification switch of the resource manager associated with the failure. The processor identifies an application server process associated with the failure of the resource manager, and sends an event to terminate the application server process associated with the failure of the resource manager.Type: ApplicationFiled: April 27, 2015Publication date: March 31, 2016Inventors: Madhu B. Ananthapadmanabh, Tomohiro Taguchi, Hariharan N. Venkitachalam, Gopalakrishnan P
-
Publication number: 20160092319Abstract: In accordance with an embodiment, described herein is a system and method for transaction recovery in a multitenant application server environment. At least one resource manager associated with a partition can be designated as a determiner resource for that partition only, in order to support eliminating transaction logs (TLOG) in processing a two-phase commit transaction. A transaction manager can prepare all other resource managers in the mid-tier transactional system before the determiner resource. Furthermore, the transaction manager can rely on the list of outstanding transactions to be committed that is provided by the determiner resource for recovering the transaction. The transaction manager can commit an in-doubt transaction returned from a resource manager that matches the list of in-doubt transactions returned from the determiner resource. Otherwise, the transaction manager can roll back the in-doubt transaction.Type: ApplicationFiled: September 25, 2015Publication date: March 31, 2016Inventors: Paul Parkinson, Hiromu Kato, Arjav Desai
-
Publication number: 20160092320Abstract: An electronic fault detection unit is provided that has a first register, a second register, a comparator circuit, and a timer circuit. The first and second register can be written from a first software portion, and a second software portion, respectively. The comparator circuit is arranged to detect that both the first and second register have been written, verify a relationship between first data written to the first register and second data written to the second register, and signal a fault upon said verification failing. The timer circuit is arranged to signal a fault if said verification of the comparator circuit does not occur within a time limit.Type: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: DAVID BACA
-
Publication number: 20160092321Abstract: A non-transitory computer-readable recording medium stores therein a control program. The control program is executed by a control device that controls an access point conducting a communication by using a first identifier. The control device identifies an access point that becomes a target of disaster setting, in which a communication is conducted by using a second identifier different from the first identifier, on the basis of disaster information obtained from a providing source of information. The control device outputs, to a user interface, information for confirming whether or not the disaster setting is to be applied. Further, the control device sends an instruction to apply the disaster setting to the access point when a request to apply the disaster setting has been obtained.Type: ApplicationFiled: September 22, 2015Publication date: March 31, 2016Applicant: FUJITSU LIMITEDInventors: Takashi Okamura, Mitsuru Okajima, Shu Matsuoka, Takahiro Shimazaki, Hidehiko Mayumi
-
Publication number: 20160092322Abstract: Semi-automatic failover includes automatic failover by a service provider as well as self-serviced failover by a service consumer. A signal can be afforded by a service provider based on analysis of an incident that affects the service provider. Initiation of self-serviced failover by a service consumer can be predicated on the signal. In one instance, the signal provides information that aids a decision of whether or not to failover. In another instance, the signal can grant or deny permission to perform a self-serviced failover.Type: ApplicationFiled: September 30, 2014Publication date: March 31, 2016Inventors: Alexander E. Nosov, Tony Petrossian, Sameer A. Verkhedkar, Richard S. Bice
-
Publication number: 20160092323Abstract: A multi-partition networking device comprising a primary partition running on a first set of hardware resources and a secondary partition running on a further set of hardware resources. The multi-partition networking device is arranged to operate in a first operating state, whereby the first set of hardware resources are in an active state and the primary partition is arranged to process network traffic, and the further set of hardware resources are in a standby state. The multi-partition networking device is further arranged to transition to a second operating state upon detection of a suspicious condition within the primary partition, whereby the further set of hardware resources are transitioned from a standby state to an active state, and to transition to a third operating state upon detection of a failure condition within the primary partition, whereby processing of network traffic is transferred to the secondary partition.Type: ApplicationFiled: September 29, 2014Publication date: March 31, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: AVISHAY MOSCOVICI, NIR EREZ
-
Publication number: 20160092324Abstract: Techniques for switching mastership from one service in a first data center to a second (redundant) service in a second data center are provided. A service coordinator in the first data center is notified about the master switch. The service coordinator notifies each instance of the first service that the first service is not a master. Each instance responds with an acknowledgement. After it is confirmed that all instances of the first service have responded with an acknowledgement, a client coordinator in the first and/or second data center is updated to indicate that the second service is the master so that clients may send requests to the second service. Also, a service coordinator in the second data center is notified that the second service is the master. The service coordinator notifies each instance of the second service that the second service is the master. Each instance responds with an acknowledgement.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: Douglas A. Young, Ang Xu
-
Publication number: 20160092325Abstract: A memory system logs failures to optimize garbage collection in partial bad blocks that are reused in non-volatile memory. A failure in a primary block may be logged in an inverse global address table. A garbage collection operation can reference the log in order to automatically avoid the failure in the primary block when the primary block is picked as the source block for garbage collection. Likewise, the garbage collection operation may scan only the logged wordlines in the secondary block when the secondary block is picked as the source block for garbage collection.Type: ApplicationFiled: April 30, 2015Publication date: March 31, 2016Applicant: SANDISK TECHNOLOGIES INC.Inventors: Kaushik Kumar Bar, Chetan Agrawal, Dinesh Agarwal, Vimal Kumar Jain
-
Publication number: 20160092326Abstract: A method, system, and computer program product for accelerating data reconstruction for a disk array, the disk array comprising a plurality of physical disks, the method, system, and computer program product including virtualizing the plurality of physical disks as a plurality of virtual disks, applying a data protection algorithm to the plurality of virtual disks to obtain redundant information on data to be stored, providing a map from the plurality of virtual disks to the plurality of physical disks, storing, based on the map, the data and the redundant information in the plurality of physical disks according to a predetermined allocation policy, and in response to at least one of the plurality of physical disks failing, implementing a data reconstruction for a disk array based on the redundant information and the data in working disks from amongst the plurality of physical disks.Type: ApplicationFiled: September 28, 2015Publication date: March 31, 2016Inventors: Alan Zhongjie Wu, Colin Yong Zou, Chris Zirui Liu, Fei Wang
-
Publication number: 20160092327Abstract: The invention relates to a debugging system and a debugging method of a multi-core processor. The debugging system includes a debugging host, a target processor, and a mapping and protocol conversion device. The debugging host includes a debugger, and the target processor includes a plurality of cores. The mapping and protocol conversion device is connected between the debugging host and the target processor, identifies a core architecture to which each of the cores belongs, and maps each of the cores respectively to at least one thread of at least one process according to the core architecture to which each of the cores belongs. Afterwards, the debugger executes a debugging procedure on the target processor according to the process and the thread corresponded to each of the cores.Type: ApplicationFiled: December 8, 2014Publication date: March 31, 2016Inventors: Yu-Feng Kang, Qian-Zhi Wang
-
Publication number: 20160092328Abstract: Disclosed herein are a method and an apparatus for shortening a data comparison test time by using peer-to-peer transfers between peripheral component interconnect express (PCIe) endpoints when testing solid state drive (SSD) devices. A memory device test apparatus performing a data comparison test of a memory device mounted in a downstream port of a peripheral component interconnect express (PCIe) switch by performing a writing process and a reading-back process by a control of a host central processing unit (CPU) includes: a comparison test unit (FPGA) connected to the downstream port of the PCIe switch, performing peer-to-peer communication with the memory device to supply write data to the memory device and receive read-back data from the memory device, and performing the data comparison test.Type: ApplicationFiled: March 18, 2015Publication date: March 31, 2016Inventors: Dong Hyun YEOM, Bruce A. PARKER
-
Publication number: 20160092329Abstract: Provided are a system and method for generating final result checking for a test case. A test case is executed for a coherent memory system having a processor core. An event log is generated for the processor core. The event log is analyzed. The test case for the core is annotated with a checker for performing expected data checking for physical addresses modified by the processor core.Type: ApplicationFiled: September 29, 2014Publication date: March 31, 2016Applicant: FREESCALE SEMICONDUCTOR INC.Inventors: Aditya Musunuri, Amol V. Bhinge
-
Publication number: 20160092330Abstract: In an approach for testing the operations of a host system during a host system migration, a terminal agent exchanges messages already exchanged between the current host system and a terminal with the new host system. A manual operation replay unit replays messages generated by manual operations among the messages sent to the current host system by the terminal. An automatic response unit automatically generates a response message for messages received from the new host system. The automatic response unit also generates screen data for a screen displayed on the terminal on the basis of messages received from the new host system. A comparison unit compares and evaluates screen data generated by the automatic response unit and screen data from a screen generated by the terminal on the basis of messages received from the current host system.Type: ApplicationFiled: August 31, 2015Publication date: March 31, 2016Inventors: Masahiko Kosuda, Toshio Nakamura
-
Publication number: 20160092331Abstract: A method for detecting errors in hardware including running a transaction on a plurality of cores, wherein each of the cores runs a respective copy of the transaction, periodically synchronizing the transaction on the cores throughout execution of the transaction, comparing results of the transaction on the cores, and determining an error in one or more of the cores.Type: ApplicationFiled: December 9, 2015Publication date: March 31, 2016Inventors: Harold W. Cain, III, David M. Daly, Michael C. Huang, Kattamuri Ekanadham, Jose E. Moreira, Mauricio J. Serrano
-
Publication number: 20160092332Abstract: Controlling a byte code transformer on detection of completion of an asynchronous command. An asynchronous command is received by an asynchronous manager from a test framework. The asynchronous command manager issues the asynchronous command to an application. A transformer is loaded for transforming byte code associated with the application in order to output one or more method names and associated timestamps of one or more method entry points and one or more method exit points. A check is made as to whether an expected result has been generated by the application. In response to determining that an expected result has been successfully generated, a time period associated with successful generation of the expected result is compared with the timestamps in order to determine matching timestamps and associated matching method names. The transformer is modified in accordance with the matching method names such that a subsequent transformation executes on byte code associated with the matching method names.Type: ApplicationFiled: September 24, 2015Publication date: March 31, 2016Inventors: Thomas A. Blake, Daniele M. Quadrozzi, Martin A. Ross
-
Publication number: 20160092333Abstract: Embodiments are directed to a unified and extensible telemetry method together with a data telemetry model aimed at the data activities of a system. Information collected using the telemetry data model is analyzed using telemetry analytics to derive insights on data activities, through the analysis of single events and subsequent linear relationships between these events, as well as the more generally networked multi-dimensional relationships among the data activities. Such analysis can provide insights for system owners to understand past data activities, optimize current data activities, and predict future data activity demands and requirements.Type: ApplicationFiled: January 24, 2015Publication date: March 31, 2016Applicant: Microsoft Technology Licensing, LLC.Inventors: Zhen Liu, Chiu-Chun Bobby Mak, Jun He, Leida Chen
-
Publication number: 20160092334Abstract: Pre-silicon fairness evaluation to detect fairness issues pre-silicon. Drivers drive a plurality of commands on one or more interfaces of a device under test to test the device under test. State associated with the device under test is checked. Based on the state, a determination is made as to whether the drivers are to continue driving commands against the device under test. Based on determining that the drivers are to continue driving the commands, a further determination is made as to whether a predefined limit has been reached. Based on determining the predefined limit has been reached, ending the test of the device under test in which the test fails.Type: ApplicationFiled: September 7, 2015Publication date: March 31, 2016Inventors: Dean G. Bair, Rebecca M. Gott, Edward J. Kaminski, JR., William J. Lewis