Device Protection (e.g., From Overvoltage) Patents (Class 257/173)
-
Patent number: 10366974Abstract: Embodiments of an electrostatic discharge (ESD) protection device and a method of operating an ESD protection device are described. In one embodiment, an ESD protection device includes a bipolar transistor device connected between a first node and a second node, a series protection device connected in series with the bipolar transistor device, and a diode device connected between the second node and a third node. A drain terminal of an NMOS device to be protected is connectable to the first node. A body of the NMOS device to be protected is connectable to the second node. A source terminal of the NMOS device to be protected is connectable to the third node. The diode device and the bipolar transistor device are configured to form a parasitic silicon controlled rectifier. Other embodiments are also described.Type: GrantFiled: May 15, 2017Date of Patent: July 30, 2019Assignee: NXP B.V.Inventors: Gijs Jan de Raad, Da-Wei Lai
-
Patent number: 10361247Abstract: A device including a plurality of interconnected concentric coplanar diodes.Type: GrantFiled: February 14, 2018Date of Patent: July 23, 2019Assignee: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Hubert Bono, Jonathan Garcia
-
Patent number: 10355019Abstract: A semiconductor device includes a substrate, a first transistor, a first diode structure, and a second diode structure. The first transistor is disposed on the substrate. The first transistor includes a first gate electrode, a first source electrode, and a first drain electrode. The first gate electrode is connected to the substrate by the first diode structure. The first drain electrode is connected to the substrate by the second diode structure. The first diode structure and the second diode structure may be used to improve potential unbalance in the transistor, and operation performance and reliability of the semiconductor device may be enhanced accordingly.Type: GrantFiled: July 1, 2018Date of Patent: July 16, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventors: Xiang Li, Ding-Lung Chen, Yu-Cheng Tung
-
Patent number: 10304820Abstract: An ESD protection apparatus includes first and second parasitic bipolar junction transistors having different majority carriers formed in a substrate and an ESD protection device having a grounding end and a connecting end connected to the first parasitic bipolar junction transistor. When an ESD voltage applied to the ESD protection apparatus is greater than a ground voltage, a first current is grounded by passing through one of a first assembled protecting circuit including the first parasitic bipolar junction transistor and the ESD protection device and a second assembled protecting circuit including the first and the second parasitic bipolar junction transistor; and when an ESD voltage applied to the ESD protection apparatus is less than a ground voltage, a second current coming from a ground is directed to a voltage source by passing through the other one of the first assembled protecting circuit and the second assembled protecting circuit.Type: GrantFiled: March 30, 2018Date of Patent: May 28, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Yu Wang, Wen-Tsung Huang
-
Patent number: 10283648Abstract: A fuse device is formed by a PN junction semiconducting region that is electrically insulated from other portions of an integrated circuit. The fuse device includes a first semiconducting zone having P type of conductivity and a second semiconducting zone having N type of conductivity in contact at a PN junction. First and second electrically conducting contact zones are provided on the first and second semiconducting zone, respectively, without making contact with the PN junction. One of the first and second semiconducting zones is configured with a non-homogeneous concentration of dopants, where a region with a lower value of concentration of dopant is located at the PN junction and a region with a higher value of concentration of dopant is locates at the corresponding electrically conducting contact zone.Type: GrantFiled: September 14, 2017Date of Patent: May 7, 2019Assignee: STMicroelectronic (Rousset) SASInventor: Pascal Fornara
-
Patent number: 10256338Abstract: A semiconductor device includes a semiconductor substrate, a first epitaxial layer of a first conductivity type, a first semiconductor region of the first conductivity type, a second epitaxial layer of a second conductivity type, a second semiconductor region of the first conductivity type, a gate insulating film, a gate electrode, an interlayer insulating film, a source electrode; and a gate electrode pad. The first semiconductor region is not provided beneath the gate electrode pad.Type: GrantFiled: November 1, 2017Date of Patent: April 9, 2019Assignee: FUJI ELECTRIC CO., LTD.Inventor: Takeharu Koga
-
Patent number: 10217738Abstract: A semiconductor device includes a semiconductor substrate, a base region formed in the semiconductor substrate on a front surface side thereof, a gate trench extending from a front surface side of the base region and penetrating thorough the base region, and a dummy trench extending from the front surface side of the base region and penetrating thorough the base region, where a portion of the dummy trench that extends beyond a back surface of the base region is longer than a portion of the gate trench that extends beyond the back surface of the base region.Type: GrantFiled: April 1, 2016Date of Patent: February 26, 2019Assignee: SMK CorporationInventor: Tatsuya Naito
-
Patent number: 10211299Abstract: Provided is a semiconductor device including a semiconductor substrate; a gate trench portion formed in a front surface of the semiconductor substrate; a dummy trench portion formed in the front surface of the semiconductor substrate; and a first front-surface-side electrode that includes metal and is formed above the front surface of the semiconductor substrate. The gate trench portion includes a gate trench formed in the front surface of the semiconductor substrate; a gate conducting portion formed inside the gate trench; and a gate insulating portion that is formed above the gate conducting portion inside the gate trench and provides insulation between the gate conducting portion and the first front-surface-side electrode. The dummy trench portion includes a dummy trench formed in the front surface of the semiconductor substrate; and a dummy conducting portion that is formed inside the dummy trench and contacts the first front-surface-side electrode.Type: GrantFiled: June 30, 2017Date of Patent: February 19, 2019Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tatsuya Naito
-
Patent number: 10211199Abstract: A bidirectional transient voltage suppressor is constructed as an NPN bipolar transistor incorporating optimized collector-base junction realizing avalanche mode breakdown. In some embodiments, the bidirectional transient voltage suppressor is constructed as an NPN bipolar transistor incorporating individually optimized collector-base and emitter-base junctions with the optimized junctions being spatially distributed. The optimized collector-base and emitter-base junctions both realize avalanche mode breakdown to improve the breakdown voltage of the transistor. Alternately, a unidirectional transient voltage suppressor is constructed as an NPN bipolar transistor with a PN junction diode connected in parallel in the reverse bias direction to the protected node and incorporating individually optimized collector-base junction of the bipolar transistor and p-n junction of the diode.Type: GrantFiled: September 28, 2017Date of Patent: February 19, 2019Assignee: Alpha and Omega Semiconductor (Cayman) Ltd.Inventor: Shekar Mallikarjunaswamy
-
Patent number: 10211152Abstract: A semiconductor device includes a first line pattern and a second line pattern formed in parallel on a semiconductor substrate, third line patterns formed in parallel between the first line pattern and the second line pattern, fourth line patterns formed in parallel between the first line pattern and the second line pattern, a first connection structure configured to couple a first of the third line patterns with a first of the fourth lines patterns, which are adjacent to the first line pattern, and a second connection structure configured to couple a second of the first lines patterns with a second of the fourth lines patterns, which are adjacent to the second line pattern.Type: GrantFiled: August 21, 2017Date of Patent: February 19, 2019Assignee: SK Hynix Inc.Inventor: Yong Chul Shin
-
Patent number: 10211198Abstract: Methods, circuits, devices, and systems for high voltage electrostatic discharge (ESD) protection are provided. An example ESD protection device includes: a base well of a first dopant type on a substrate, a first well of the first dopant type in the base well, a second well of a second dopant type in the base well, a first highly doped region of the first dopant type and a second highly doped region of the second dopant type in the first well, a third highly doped region of the second dopant type in the second well, and a fourth highly doped region of the first dopant type in the third highly doped region. The first highly doped region and the second highly doped region are coupled to a first voltage terminal, and the third highly doped region and the fourth highly doped region are coupled to a second voltage terminal.Type: GrantFiled: May 5, 2017Date of Patent: February 19, 2019Assignee: Macronix International Co., Ltd.Inventors: Tzu-Yi Hung, Hsin-Liang Chen
-
Patent number: 10205031Abstract: All resistors configuring a resistance voltage dividing circuit are formed by alternately arranging an N-type polycrystalline silicon and a P-type polycrystalline silicon and connecting the same in parallel or in series. The respective resistors themselves cancel a stress received from a resin upon packaging of the resistance voltage dividing circuit since the N-type polycrystalline silicon and the P-type polycrystalline silicon respectively indicate a shift amount in a reverse direction with respect to a stress. There can hence be provided a resistance voltage dividing circuit in which a variation in voltage division ratio at packaging is reduced than before.Type: GrantFiled: March 27, 2018Date of Patent: February 12, 2019Assignee: ABLIC Inc.Inventor: Yukimasa Minami
-
Patent number: 10199482Abstract: An apparatus includes an electrostatic discharge (ESD) protection device configured to protect a circuit from ESD conditions. The protection device includes an emitter region having a first diffusion polarity; a collector region laterally spaced apart from the emitter region, and having the first diffusion polarity; and a barrier region interposed laterally between the emitter region and the collector region while contacting the emitter region. The barrier region has a second diffusion polarity opposite from the first diffusion polarity. The device can further include a base region having the second diffusion polarity, and laterally surrounding and underlying the emitter region and the barrier region. The barrier region can have a higher dopant concentration than the base region, and block a lateral current flow between the collector and emitter regions, thus forming a vertical ESD device having enhanced ESD performance.Type: GrantFiled: November 29, 2010Date of Patent: February 5, 2019Assignee: ANALOG DEVICES, INC.Inventors: David Clarke, Paul Daly, Patrick McGuinness, Bernard Stenson, Anne Deignan
-
Patent number: 10157816Abstract: A method of forming an on-chip heat sink includes forming a device on a substrate. The method also includes forming a plurality of insulator layers over the device. The method further includes forming a heat sink in at least one of the plurality of insulator layers and proximate to the device. The heat sink includes a reservoir of phase change material having a melting point temperature that is less than an upper limit of a design operating temperature of the chip.Type: GrantFiled: February 20, 2018Date of Patent: December 18, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Mattias E. Dahlstrom
-
Patent number: 10157904Abstract: A transient voltage suppressor (TVS) is constructed as an NPN bipolar transistor including individually optimized collector-base and emitter-base junctions both with avalanche mode breakdown. The TVS device is constructed using a base that includes a lightly doped base region bordered by a pair of more heavily doped base regions. The two more heavily doped base regions are used to form the collector-base junction and the emitter-base junction both as avalanche breakdown junctions. The lightly doped base region between the collector-base and emitter-base doping regions ensures low leakage current in the TVS device. In this manner, the TVS bipolar transistor of the present invention provides high surge protection with robust clamping while ensuring low leakage current.Type: GrantFiled: March 31, 2017Date of Patent: December 18, 2018Assignee: Alpha and Omega Semiconductor (Cayman) Ltd.Inventors: Shekar Mallikarjunaswamy, Ning Shi
-
Patent number: 10128202Abstract: Disclosed are an electrostatic protection structure, array substrate and display device. The electrostatic protection structure includes a first electrostatic protection unit and a second electrostatic protection unit which are disposed in sequence. One end of the first electrostatic protection unit is connected with a first electrostatic beginning end, and another end of the first electrostatic protection unit is connected with an electrostatic discharge end; the second electrostatic protection unit includes a first conduction structure, of which one end is connected with a second electrostatic beginning end and another end is connected with an electrostatic terminating end. The second electrostatic beginning end is a outflow end for static electricity, the first conduction structure is configured to disconnect from the second electrostatic beginning end and/or said electrostatic terminating end when static electricity passes the first conduction structure.Type: GrantFiled: August 26, 2016Date of Patent: November 13, 2018Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Pan Li, Hongfei Cheng, Yong Qiao, Jian Xu, Yongda Ma
-
Patent number: 10074567Abstract: A method of fabricating a semiconductor structure includes providing an engineered substrate including a polycrystalline substrate, a barrier layer encapsulating the polycrystalline substrate, and a bonding layer coupled to the barrier layer. The method further includes forming a first silicon layer coupled to the bonding layer, forming a dielectric layer coupled to the first silicon layer, forming a second silicon layer coupled to the dielectric layer, forming a GaN layer coupled to the second silicon layer, forming a GaN based device coupled to the GaN layer, removing the engineered substrate to expose a back surface of the first silicon layer, forming a silicon based device coupled to the back surface of the first silicon layer, forming a via from the back surface of the first silicon layer, filling the via with a conducting material, and interconnecting the GaN based device and the silicon based device through the via.Type: GrantFiled: October 19, 2017Date of Patent: September 11, 2018Assignee: QROMIS, Inc.Inventors: Vladimir Odnoblyudov, Cem Basceri, Shari Farrens
-
Patent number: 10056340Abstract: An electronic circuit comprising: an integrated circuit chip, the integrated circuit chip having a top face; portions of the top face of the chip being covered by a first metal layer electrically connected to the integrated circuit; and a dialectic layer formed on the top face of the chip beside and on top of said first metal layer; wherein the dielectric layer extends parallel to the top face of the chip beyond the edges of the chip, the first metal layer extending in the dielectric layer beyond the edges of the chip; and wherein portions of a top surface of the dielectric layer are covered by a second metal layer, portions of the first and second metal layers being electrically connected through the dielectric layer.Type: GrantFiled: November 8, 2016Date of Patent: August 21, 2018Assignee: HRL Laboratories, LLCInventors: Hasan Sharifi, Keisuke Shinohara, Mary C. Montes, Charles McGuire, Wonill Ha, Jason May, Hooman Kazemi, Jongchan Kang, Robert G. Nagele
-
Patent number: 10032861Abstract: This invention discloses a semiconductor power device disposed in a semiconductor substrate comprising a lightly doped layer formed on a heavily doped layer and having an active cell area and an edge termination area. The edge termination area comprises a plurality P-channel MOSFETs. By connecting the gate to the drain electrode, the P-channel MOSFET transistors formed on the edge termination are sequentially turned on when the applied voltage is equal to or greater than the threshold voltage Vt of the P-channel MOSFET transistors, thereby optimizing the voltage blocked by each region.Type: GrantFiled: September 30, 2017Date of Patent: July 24, 2018Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Hamza Yilmaz, Madhur Bobde
-
Patent number: 10008489Abstract: An electrostatic discharge protection semiconductor device includes a substrate, a gate set positioned on the substrate, a source region and a drain region formed in the substrate respectively at two sides of the gate set, at least a first doped region formed in the drain region, and at least a second doped region formed in the substrate. The source region and the drain region include a first conductivity type, the first doped region and the second doped region include a second conductivity type, and the first conductivity and the second conductivity type are complementary to each other. The first doped region and the second doped region are electrically connected to each other.Type: GrantFiled: May 29, 2015Date of Patent: June 26, 2018Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chung-Yu Huang, Kuan-Cheng Su, Tien-Hao Tang, Ping-Chen Chang
-
Patent number: 10002959Abstract: A semiconductor device includes a transistor in a semiconductor substrate having a first main surface. The transistor includes a source region, a source contact, the source contact including a first and second source contact portion, and a gate electrode in a gate trench in the first main surface adjacent to a body region. The body region and a drift zone are disposed along a first direction parallel to the first main surface between the source region and a drain region. The second source contact portion is disposed at a second main surface of the semiconductor substrate. The first source contact portion includes a source conductive material in direct contact with the source region, the first source contact portion further including a portion of the semiconductor substrate between the source conductive material and the second source contact portion. The semiconductor device further includes a temperature sensor in the semiconductor substrate.Type: GrantFiled: February 10, 2017Date of Patent: June 19, 2018Assignee: Infineon Technologies AGInventors: Andreas Meiser, Till Schloesser
-
Patent number: 9997454Abstract: A method of forming an electrical device that includes forming a first level including an array of metal lines, wherein an air gap is positioned between the adjacent metal lines. A second level is formed including at least one dielectric layer atop the first level. A plurality of trench structures is formed in the at least on dielectric layer. At least one of the plurality of trench structures opens the air gap. A conductive material is formed within the trenches. The conductive material deposited in the open air gap provides a vertical fuse.Type: GrantFiled: November 22, 2016Date of Patent: June 12, 2018Assignee: International Business Machines CorporationInventors: Marc A. Bergendahl, James J. Demarest, Christopher J. Penny, Christopher J. Waskiewicz
-
Patent number: 9991336Abstract: An anode electrode and a cathode electrode formed on a silicon semiconductor substrate, p-type layer formed next to the anode electrode, an n-type layer formed next to the cathode electrode by a V-group element being diffused, an n? layer formed between the p-type layer and the n-type layer, and an n-buffer layer formed between the n? layer and the n-type layer and containing oxygen are provided and an oxygen concentration in an area of a width of at least 30 ?m from a surface on a side of the n-type layer of the cathode electrode toward the anode electrode is set to 1×1017 cm?3 or more and also the oxygen concentration of the n? layer in a position in contact with the p-type layer is set to less than 3×1017 cm?3.Type: GrantFiled: September 5, 2017Date of Patent: June 5, 2018Assignee: Hitachi Power Semiconductor Device Ltd.Inventors: Masatoshi Wakagi, Taiga Arai, Mutsuhiro Mori, Tomoyasu Furukawa
-
Patent number: 9978842Abstract: According to one embodiment, a semiconductor device includes a first semiconductor region, a second semiconductor region, a third semiconductor region, a first electrode, a second electrode, a control electrode and an insulating film. The first semiconductor region is of a first conductivity type and includes SiC. The second semiconductor region is provided on the first semiconductor region and has a first surface. The second semiconductor region is of a second conductivity type and includes SiC. The third semiconductor region is provided on the second semiconductor region, is of the first conductivity type and includes SiC. The first and second electrodes are electrically connected to the third semiconductor region. The control electrode is provided on the second semiconductor region. The insulating film is provided between the second semiconductor region and the control electrode. The insulating film contacts the first surface and the control electrode and includes nitrogen.Type: GrantFiled: March 16, 2016Date of Patent: May 22, 2018Assignees: Kabushiki Kaisha Toshiba, National Institute of Advanced Industrial Science and Technology, FUJI ELECTRIC CO., LTD.Inventors: Keiko Ariyoshi, Tatsuo Shimizu, Takashi Shinohe, Junji Senzaki, Shinsuke Harada, Takahito Kojima
-
Patent number: 9972615Abstract: A semiconductor device for ESD protection, includes a drain region, a first doped region, a second doped region and a source region. The drain region is disposed in a substrate at a first side of a gate and the drain region has a first conductivity type. The first doped region is disposed in a second doped well at a second side of the gate and has a second conductivity type. The source region is also disposed in the second doped well and has the first conductive type, and the source region surrounds the first doped region from a topview. The second doped region is disposed in the second doped well and has the second conductive type, and the second doped region is disposed between the gate and the source region, wherein a plurality of contacts is electrically connected to the second doped region.Type: GrantFiled: November 14, 2016Date of Patent: May 15, 2018Assignee: UNITED MICROELECTRONICS CORP.Inventors: Jhih-Ming Wang, Li-Cih Wang, Tien-Hao Tang
-
Patent number: 9960251Abstract: An ESD protection structure comprising a first semiconductor region of a first doping type, a second semiconductor region of the first doping type, a semiconductor structure of a second doping type opposite to the first doping type formed to provide lateral isolation between the first and second semiconductor regions of the first doping type, and a first contact region of the second doping type formed within a surface of the second semiconductor region. A thyristor structure is formed within the ESD protection structure comprising the first contact region of the second doping type, the second semiconductor region of the first doping type, the semiconductor structure of the second doping type, and the first semiconductor region of the first doping type. Wherein no contact region is formed within a surface of the semiconductor structure of the second doping type between the first and second semiconductor regions of the first doping type.Type: GrantFiled: August 19, 2015Date of Patent: May 1, 2018Assignee: NXP USA, Inc.Inventors: Jean Philippe Laine, Patrice Besse
-
Patent number: 9929141Abstract: In one aspect, a silicon-controlled rectifier (SCR) includes a Zener diode embedded in the SCR. In another aspect, a laterally diffused metal oxide semiconductor (LDMOS) includes a Zener diode embedded in the LDMOS. In a further aspect, a lateral insulated-gate bipolar transistor (IGBT) includes a Zener diode embedded in the IGBT.Type: GrantFiled: April 4, 2016Date of Patent: March 27, 2018Assignee: Allegro MicroSystems, LLCInventors: Chung C. Kuo, Maxim Klebanov
-
Patent number: 9921443Abstract: A display device includes a substrate including an array area in which an image is displayed and a pad area in which an image is not displayed, gate lines in the array area and elongated in a first direction on the substrate, gate lines pads in the pad area and respectively electrically connected to the gate lines, floating patterns disposed in the pad area, a first shorting bar in the pad area and with which electrostatic energy from the floating patterns is dissipated; and first shorting bar lines in the pad area and defined by first lines respectively connected to the floating patterns and second lines spaced apart from the first lines and connected to the first shorting bar, wherein ends of the second lines respectively face ends of the first lines.Type: GrantFiled: April 10, 2015Date of Patent: March 20, 2018Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Joo Hong Seo, Tae Hee Lee
-
Patent number: 9911682Abstract: A method of forming an on-chip heat sink includes forming a device on a substrate. The method also includes forming a plurality of insulator layers over the device. The method further includes forming a heat sink in at least one of the plurality of insulator layers and proximate to the device. The heat sink includes a reservoir of phase change material having a melting point temperature that is less than an upper limit of a design operating temperature of the chip.Type: GrantFiled: July 20, 2016Date of Patent: March 6, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Mattias E. Dahlstrom
-
Patent number: 9905636Abstract: The present disclosure relates to a super-junction structure, a method for manufacturing the super-junction structure and a semiconductor device including the super-junction structure. The super-junction structure includes an epitaxy layer of a first doping type and a plurality of first pillar regions of a second doping type which are formed in the epitaxy layer and are separated from each other. Each of the first pillar regions has a doping concentration that decreases from bottom to top. A portion of the epitaxy layer between adjacent ones of the first pillar regions is a second pillar region. The first pillar regions and the second pillar region are arranged alternatively to form the super-junction structure. The first pillar regions are characterized by the doping concentration that decreases from bottom to top so that the super-junction structure has a relatively high breakdown voltage and a relatively low on resistance.Type: GrantFiled: September 1, 2015Date of Patent: February 27, 2018Assignee: SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTD.Inventors: He Sun, Zhongping Liao
-
Patent number: 9887446Abstract: A signal transmission cable including a high-Q value band-elimination filter includes a first signal line conductor pattern including a first capacitor conductor portion and an inductor conductor portion on a first base layer. The first capacitor conductor portion includes a flat conductor, and the inductor conductor portion has a spiral shape. A second signal line conductor pattern including a second capacitor conductor portion is provided on a second base layer. The inductor conductor portion constitutes an inductor, and the first and second capacitor conductor portions and the first base layer constitute a capacitor. The inductor and the capacitor are connected in parallel by transmission conductor portions on the first and second base layers and an interlayer-connector conductor on the first base layer.Type: GrantFiled: October 2, 2015Date of Patent: February 6, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Kuniaki Yosui
-
Patent number: 9881914Abstract: An electrostatic discharge (ESD) protection device is disclosed including at least an NPN transistor and a PNP transistor coupled between a first node and a second node, wherein the ESD protection device may be configured to sink current from the first node to the second node in response to an ESD event. The transistors may be coupled such that a collector of the NPN may be coupled to the first node. A collector of the PNP may be coupled to the second node. A base of the NPN may be coupled to the emitter of the PNP. An emitter of the NPN may be coupled to a base of the PNP.Type: GrantFiled: May 5, 2017Date of Patent: January 30, 2018Assignee: SOFICS BVBAInventors: Bart Sorgeloos, Benjamin Van Camp, Sven Van Wijmeersch, Wim Vanhouteghem
-
Patent number: 9871031Abstract: A semiconductor device includes a P-type substrate, and an N-well in the P-type substrate. A first N+ diffusion region is located in the P-type substrate, and a first P+ diffusion region is located in the N-well. A second P+ diffusion region is located across a boundary between the P-type substrate and the N-well. A first gate electrode overlies the N-well between the first P+ diffusion regions and the second P+ diffusion region. A second gate electrode overlies the P-type substrate between the second P+ diffusion region and the first N+ diffusion region. The first P+ diffusion region, the N-well, the P-type substrate, and the first N+ diffusion region form an SCR (Silicon-Controlled rectifier) device. The first P+ diffusion region, the second P+ diffusion region, and the first gate electrode form a PMOS transistor. The second P+ diffusion region, the first N+ diffusion region, and the second gate electrode form a gated diode.Type: GrantFiled: November 6, 2015Date of Patent: January 16, 2018Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Yi Liu, Jun Wang, Ying Ma, Bin Lu, Huijuan Cheng
-
Patent number: 9865584Abstract: A contact array optimization scheme for ESD devices. In one embodiment, contact apertures patterned through a pre-metal dielectric layer over active areas may be selectively modified in size, shape, placement and the like, to increase ESD protection performance, e.g., such as maximizing the transient current density, etc., in a standard ESD rating test.Type: GrantFiled: November 4, 2016Date of Patent: January 9, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: He Lin, Kun Chen, Chao Wu, Dening Wang, Lily Springer, Andy Strachan, Gang Xue
-
Patent number: 9865536Abstract: An embodiment is a fuse structure. In accordance with an embodiment, a fuse structure comprises an anode, a cathode, a fuse link interposed between the anode and the cathode, and cathode connectors coupled to the cathode. The cathode connectors are each equivalent to or larger than about two times a minimum feature size of a contact that couples to an active device.Type: GrantFiled: March 31, 2014Date of Patent: January 9, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shien-Yang Wu, Wei-Chang Kung
-
Patent number: 9847531Abstract: A battery electrode assembly includes a current collector with conduction barrier regions having a conductive state in which electrical conductivity through the conduction barrier region is permitted, and a safety state in which electrical conductivity through the conduction barrier regions is reduced. The conduction barrier regions change from the conductive state to the safety state when the current collector receives a short-threatening event. An electrode material can be connected to the current collector. The conduction barrier regions can define electrical isolation subregions. A battery is also disclosed, and methods for making the electrode assembly, methods for making a battery, and methods for operating a battery.Type: GrantFiled: December 1, 2015Date of Patent: December 19, 2017Assignee: UT-BATTELLE, LLCInventors: Michael Naguib Abdelmalak, Srikanth Allu, Nancy J. Dudney, Jianlin Li, Srdjan Simunovic, Hsin Wang
-
Patent number: 9831233Abstract: An integrated circuit device for protecting circuits from transient electrical events is disclosed. An integrated circuit device includes a semiconductor substrate having formed therein a bidirectional semiconductor rectifier (SCR) having a cathode/anode electrically connected to a first terminal and an anode/cathode electrically connected to a second terminal. The integrated circuit device additionally includes a plurality of metallization levels formed above the semiconductor substrate. The integrated circuit device further includes a triggering device formed in the semiconductor substrate on a first side and adjacent to the bidirectional SCR.Type: GrantFiled: April 29, 2016Date of Patent: November 28, 2017Assignee: ANALOG DEVICES GLOBALInventors: Javier Alejandro Salcedo, David J. Clarke
-
Patent number: 9812408Abstract: A semiconductor device has a supply pad to which a supply voltage is fed, a supply conductor that is electrically connected to the supply pad, an input/output pad via which a signal is fed in from outside or fed out to outside, an electrostatic protection device that is electrically connected to the input/output pad and that is electrically connected via the supply conductor to the supply pad, and an internal circuit that is electrically connected via a signal conductor to the input/output pad. The electrostatic protection device, the input/output pad, and the internal circuit are arranged in this order from edge to center of the semiconductor device.Type: GrantFiled: July 1, 2005Date of Patent: November 7, 2017Assignee: Rohm Co., Ltd.Inventor: Shigeru Hirata
-
Patent number: 9793346Abstract: This invention discloses a semiconductor power device disposed in a semiconductor substrate comprising a lightly doped layer formed on a heavily doped layer and having an active cell area and an edge termination area. The edge termination area comprises a plurality P-channel MOSFETs. By connecting the gate to the drain electrode, the P-channel MOSFET transistors formed on the edge termination are sequentially turned on when the applied voltage is equal to or greater than the threshold voltage Vt of the P-channel MOSFET transistors, thereby optimizing the voltage blocked by each region.Type: GrantFiled: January 17, 2017Date of Patent: October 17, 2017Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Hamza Yilmaz, Madhur Bobde
-
Patent number: 9786652Abstract: An ESD protection device is fabricated in a semiconductor substrate that includes a semiconductor layer having a first conductivity type. A first well implantation procedure implants dopant of a second conductivity type in the semiconductor layer to form inner and outer sinker regions. The inner sinker region is configured to establish a common collector region of first and second bipolar transistor devices. A second well implantation procedure implants dopant of the first conductivity type in the semiconductor layer to form respective base regions of the first and second bipolar transistor devices. Conduction of the first bipolar transistor device is triggered by breakdown between the inner sinker region and the base region of the first bipolar transistor device. Conduction of the second bipolar transistor device is triggered by breakdown between the outer sinker region and the base region of the second bipolar transistor device.Type: GrantFiled: September 15, 2015Date of Patent: October 10, 2017Assignee: NXP USA, INC.Inventors: Rouying Zhan, Chai Ean Gill, Changsoo Hong, Michael H. Kaneshiro
-
Patent number: 9748232Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a substrate having a first source region and a first drain region. The semiconductor device structure includes a first gate over the substrate and between the first source region and the first drain region. The semiconductor device structure includes a first contact structure over the first source region. The first contact structure is electrically connected to the first source region. The semiconductor device structure includes a second contact structure over the first drain region. The second contact structure is electrically connected to the first drain region. The semiconductor device structure includes a conductive layer electrically connecting the first gate to the first contact structure and the second contact structure.Type: GrantFiled: March 25, 2015Date of Patent: August 29, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Chang Lee, Chung-Tsun Sun, Chia-Der Chang
-
Patent number: 9748220Abstract: A gate-bounded silicon controlled rectifier includes a substrate, an N-type well region, a P-type well region, a first N-type semiconductor region, a first P-type semiconductor region, a second N-type semiconductor region, a second P-type semiconductor region and a third semiconductor region. The N-type well region and the P-type well region are disposed in the substrate. The first N-type semiconductor region is disposed in the N-type well region. The first P-type semiconductor region is disposed in the P-type well region. The second N-type semiconductor region is disposed in the P-type well region and located between the first N-type semiconductor region and the first P-type semiconductor region. The second P-type semiconductor region is disposed in the N-type well region and located between the first N-type semiconductor region and the first P-type semiconductor region. The third semiconductor region is located between the second N-type semiconductor region and the second P-type semiconductor region.Type: GrantFiled: January 4, 2017Date of Patent: August 29, 2017Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-Yu Lin, Ming-Dou Ker, Wen-Tai Wang
-
Patent number: 9748339Abstract: A semiconductor device includes a semiconductor substrate and a semiconductor layer formed thereon; a first well region disposed in a portion of the semiconductor layer; a second well region disposed in another portion of the semiconductor layer; a pair of third well regions disposed in a portion of the semiconductor layer at opposite sides of the second well region; a plurality of isolation elements disposed over the semiconductor layer, respectively between the third well regions and the first and second well region; a deep well region disposed in a portion of the semiconductor substrate adjacent to the semiconductor layer between the first and second well region; a first doping region disposed in the first well region; and second doping regions disposed in the third well regions.Type: GrantFiled: January 6, 2017Date of Patent: August 29, 2017Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Pei-Heng Hung, Manoj Kumar, Chia-Hao Lee, Chih-Cherng Liao
-
Patent number: 9741708Abstract: Provided is a transient voltage suppressor including a substrate, a well region of a first conductivity type, a first doped region of a second conductivity type, and a second doped region of the second conductivity type. The substrate is electrically floating. The well region is located in the substrate. The first doped region is located in the well region to form a diode, and the first doped region is electrically connected to a first voltage. The second doped region is located in the well region, and the second doped region is electrically connected to a second voltage.Type: GrantFiled: June 25, 2015Date of Patent: August 22, 2017Assignee: UBIQ Semiconductor Corp.Inventors: Kei-Kang Hung, Chau-Chun Wen
-
Patent number: 9735141Abstract: A transistor device includes a compound semiconductor body, a drain disposed in the compound semiconductor body and a source disposed in the compound semiconductor body and spaced apart from the drain by a channel region. A gate is provided for controlling the channel region. The transistor device further includes a gate overvoltage protection device connected between the source and the gate, the gate overvoltage protection device including p-type and n-type silicon-containing semiconductor material.Type: GrantFiled: February 23, 2016Date of Patent: August 15, 2017Assignee: Infineon Technologies Austria AGInventors: Martin Vielemeyer, Michael Hutzler, Gilberto Curatola, Gianmauro Pozzovivo
-
Patent number: 9716086Abstract: A semiconductor structure is provided that includes an electrostatic discharge (ESD) device integrated on the same semiconductor substrate as semiconductor fin field effect transistors (FinFETs). The ESD device includes a three-dimension (3D) wrap-around PN diode connected to the semiconductor substrate. The three-dimension (3D) wrap-around PN diode has an increased junction area and, in some applications, improved heat dissipation.Type: GrantFiled: June 16, 2016Date of Patent: July 25, 2017Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Nicolas J. Loubet, Xin Miao, Alexander Reznicek
-
Patent number: 9711626Abstract: A reverse-conducting IGBT includes a semiconductor body having a drift region arranged between first and second surfaces. The semiconductor body further includes first collector regions arranged at the second surface and in Ohmic contact with a second electrode, backside emitter regions and in Ohmic contact with the second electrode. In a horizontal direction substantially parallel to the first surface, the first collector regions and backside emitter regions define an rc-IGBT area. The semiconductor body further includes a second collector region of the second conductivity type arranged at the second surface and in Ohmic contact with the second electrode. The second collector region defines in the horizontal direction a pilot-IGBT area. The rc-IGBT area includes first semiconductor regions in Ohmic contact with the first electrode and arranged between the drift region and first electrode.Type: GrantFiled: July 27, 2015Date of Patent: July 18, 2017Assignee: Infineon Technologies AGInventors: Frank Dieter Pfirsch, Dorothea Werber
-
Patent number: 9711499Abstract: A semiconductor device includes first and second semiconductor regions, and a third semiconductor region between the first and second semiconductor regions, wherein the dopant concentration of the third semiconductor region is greater than the dopant concentration of the second semiconductor region. The semiconductor device further includes a fourth semiconductor region selectively provided on an upper surface of the second semiconductor region, wherein a portion of the second semiconductor region is interposed between the third semiconductor region and the fourth semiconductor region, an insulating layer disposed on the second semiconductor region and the fourth semiconductor region and having an opening that exposes a portion of a top surface of the fourth semiconductor region, wherein the ratio of an area of opening to an area of the top surface is from 10% to 90%, and a wiring layer on the insulating layer and connected to the fourth semiconductor region via the opening.Type: GrantFiled: March 3, 2015Date of Patent: July 18, 2017Assignee: Kabushiki Kaisha ToshibaInventor: Hideaki Sai
-
Patent number: 9704849Abstract: An ESD protection device comprising an SCR-type circuit including a PNP transistor and NPN transistor incorporates a Zener diode which permits the circuit to operate at comparatively low trigger voltage thresholds. Zener diode breakdown voltage is controlled by doping levels in a doped area of an N-type well. One or more diodes connected in series between the SCR circuit and the input/output terminal of the device advantageously raises the snapback voltage of the SCR circuit. The use of nitride spacers between doped regions instead of gate oxide technology significantly reduces unwanted leakage currents.Type: GrantFiled: October 18, 2013Date of Patent: July 11, 2017Assignee: NXP USA, Inc.Inventors: Jean Philippe Laine, Patrice Besse
-
Patent number: RE47147Abstract: An ESD protection device is provided which experiences only small increases in discharge start voltage and discharge protection voltage and relatively free of scorching or peeling at the ends of the discharge electrodes thereof even if a discharge repeatedly occurs. The ESD protection device has an insulating substrate with a cavity, and in the cavity first and second discharge electrodes are so disposed that the ends thereof face each other with a gap therebetween. A first outer electrode is on the outer surface of the insulating substrate and electrically connected to the first discharge electrode, and a second outer electrode is on the outer surface of the insulating substrate and electrically connected to the second discharge electrode. The ends of the first and second discharge electrodes are thicker than any other portion of the first and second discharge electrodes.Type: GrantFiled: October 6, 2016Date of Patent: November 27, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Yoshihito Otsubo