With Particular Signal Path Connections Patents (Class 257/208)
-
Patent number: 8772838Abstract: A semiconductor layout structure includes multiple active blocks which are disposed on a substrate, parallel with one another and extending along a first direction, multiple first shallow trench isolations which are disposed on a substrate, parallel with one another and respectively disposed on the multiple active blocks, and multiple second shallow trench isolations which are disposed on a substrate, cutting through multiple active blocks and extending along a second direction. The first direction has an angle about 1 degree to about 53 degrees to the second direction.Type: GrantFiled: March 15, 2013Date of Patent: July 8, 2014Assignee: Inotera Memories, Inc.Inventors: Tzung-Han Lee, Chung-Yuan Lee
-
Publication number: 20140183603Abstract: A multiple-patterned semiconductor device and a method of manufacture are provided. The semiconductor device includes one or more layers with signal tracks. The signal tracks have a quality characteristic. The semiconductor device also includes repeater banks to repower signals. The method of manufacture includes defining portions of layers with photomasks having signal track patterns, determining a quality characteristic of the signal track patterns, and selecting a photomask for etching vias.Type: ApplicationFiled: March 7, 2013Publication date: July 3, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: INTERNATIONAL BUSINESS MACHINES CORPORATION
-
Patent number: 8766452Abstract: A semiconductor device having a conductive pattern includes a plurality of conductive lines extending in parallel, each having a first region extending in a first direction and a second region coupled to the first region and extending in a second direction crossing the first direction, and a plurality of contact pads, each coupled to a respective conductive line of the second regions, wherein the conductive lines are grouped and arranged in a plurality of groups, the first region of a first group is longer than the first region of a second group, and the second region of the first group and the second region of the second group are spaced apart from each other.Type: GrantFiled: August 24, 2012Date of Patent: July 1, 2014Assignee: SK Hynix Inc.Inventor: Dae Sung Eom
-
Patent number: 8759914Abstract: The invention provides integrated circuit designs that use of an M2 interconnect layer in place of local interconnect conductors for programming in OD area to enable efficient use of OD area for routing the M1 signals in the stack devices. The use of M2 in place of local interconnect conductors for programming also enables the introduction of shields between adjacent M2 programming lines to reduce the capacitive coupling impact. This improves the transistor density and circuit performance significantly. Although the invention is applicable to integrated circuit design in general, it is particularly well suited to 20 nm static random accessory memory (SRAM) chips to produce transistor density circuit performance advantages over prior 20 nm and 28 nm SRAM chip layouts.Type: GrantFiled: February 8, 2013Date of Patent: June 24, 2014Assignee: LSI CorporationInventors: Anil Singh Rawat, Sumaant Kumar Thapliyal, Deepak Doddamani, Deepa V
-
Patent number: 8748944Abstract: An electrical circuit includes at least two unit cells configured on a planar substrate which extends in one plane. The unit cells respectively have at least two contact points with a different function and include at least one dielectric layer disposed on the substrate and/or on the unit cells and at least two contact surfaces which are disposed parallel to the plane above the contact points and/or the substrate. The contact points with the same function are connected electrically to at least one common contact surface for at least a part of the contact points of the same function via at least one through-contacting through the dielectric layer and able to be contacted in common from outside via the corresponding contact surfaces.Type: GrantFiled: June 16, 2008Date of Patent: June 10, 2014Assignee: MicroGan GmbHInventors: Ingo Daumiller, Ertugrul Soenmez, Mike Kunze
-
Patent number: 8742464Abstract: An integrated circuit created from a cell library of compact cells. The cell library includes cells having a metal trace routed along the boundary of the cells for carrying a power supply voltage. The cells also include another metal trace routed along the interior of the cells for carrying another power supply voltage. A cell pin carrying an input signal or output signal of the cell is located outside of the region between the two power rails. By routing the power supply voltages and cell pins of the cell in this manner, the integrated circuit created from the cell is extremely compact while still complying with various design rules.Type: GrantFiled: March 3, 2011Date of Patent: June 3, 2014Assignee: Synopsys, Inc.Inventors: Deepak D. Sherlekar, Vahe Hovsepyan
-
Patent number: 8736061Abstract: Integrated circuits and methods for fabricating integrated circuits are provided. In an embodiment, an integrated circuit includes a standard cell having a first boundary, a second boundary opposite the first boundary, a third boundary interconnecting the first and second boundaries, and a fourth boundary opposite the third boundary and interconnecting the first and second boundaries. The standard cell further includes parallel active areas extending from the first boundary to the second boundary. Also, the standard cell has parallel gate strips extending from the third boundary to the fourth boundary and over the active areas. A cut mask overlies the gate strips. An interconnect is positioned overlying the cut mask and forms an electrical connection with a selected gate strip.Type: GrantFiled: June 7, 2012Date of Patent: May 27, 2014Assignees: GLOBALFOUNDRIES, Inc., International Business Machines, STMicroelectronics, Inc.Inventors: Frank Johnson, Olivier Menut, Marc Tarabbia, Gregory A. Northrop
-
Patent number: 8723230Abstract: Disclosed is a semiconductor device including transistors B on an output side of a current mirror, arranged uniformly in a surrounding area of a transistor A on an input side of the current mirror. The transistors B are arranged at equal distances, adjacently to the transistor A, on both sides of the transistor A.Type: GrantFiled: November 18, 2010Date of Patent: May 13, 2014Inventor: Masaki Yoshimura
-
Patent number: 8710553Abstract: An integrated circuit includes a substrate. The substrate includes diffusion lines. The diffusion lines include impurities diffused into the substrate. A signal line layer includes first signal lines. A first metal layer includes second signal lines. The second signal lines include a first metallic material. A second metal layer includes third signal lines. The third signal lines include a second metallic material. First contacts connect the diffusion lines to (i) a first set of the second signal lines, or (ii) a first set of the third signal lines. Second contacts connect a first set of the first signal lines to a second set of the third signal lines. Each signal line in a first set of the second signal lines includes first portions and second portions. The first portions extend towards and are not connected to the second contacts. The first portions are not parallel to the second portions.Type: GrantFiled: July 3, 2013Date of Patent: April 29, 2014Assignee: Marvell International Ltd.Inventors: Qiang Tang, Min She, Ken Liao
-
Patent number: 8710552Abstract: A pMIS region is provided between a boundary extending in a first direction and passing through each of a plurality of standard cells and a first peripheral edge. An nMIS region is provided between the boundary and a second peripheral edge. A power supply wiring and a grounding wiring extend along the first and second peripheral edges, respectively. A plurality of pMIS wirings and a plurality of nMIS wirings are arranged on a plurality of first virtual lines and a plurality of second virtual lines, respectively, extending in the first direction and arranged with a single pitch in a second direction. The first virtual line that is the closest to the boundary and the second virtual line that is the closest to the boundary have therebetween a spacing larger than the single pitch.Type: GrantFiled: June 29, 2012Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventors: Nobuhiro Tsuda, Hidekatsu Nishimaki, Hiroshi Omura, Yuko Yoshifuku
-
Patent number: 8704205Abstract: A semiconductor structure with improved capacitance of bit lines includes a substrate, a stacked memory structure, a plurality of bit lines, a first stair contact structure, a first group of transistor structures and a first conductive line. The first stair contact structure is formed on the substrate and includes conductive planes and insulating planes stacked alternately. The conductive planes are separated from each other by the insulating planes for connecting the bit lines to the stacked memory structure by stairs. The first group of transistor structures is formed in a first bulk area where the bit lines pass through and then connect to the conductive planes. The first group of transistor structures has a first gate around the first bulk area. The first conductive line is connected to the first gate to control the voltage applied to the first gate.Type: GrantFiled: August 24, 2012Date of Patent: April 22, 2014Assignee: Macronix International Co., Ltd.Inventors: Shih-Hung Chen, Hang-Ting Lue, Kuang-Yeu Hsieh, Erh-Kun Lai, Yen-Hao Shih
-
Patent number: 8704321Abstract: Solid-state imaging device of the present invention is a backside-illumination-type solid-state imaging device including wiring layer formed on first surface side of semiconductor substrate; and light receiving section that photoelectrically converts light incident from second surface side that is opposite from first surface side, wherein spontaneous polarization film formed of a material having spontaneous polarization is formed on a light receiving surface of light receiving section. Accordingly, a hole accumulation layer can be formed on the light receiving surface of light receiving section, and a dark current can be suppressed.Type: GrantFiled: May 3, 2012Date of Patent: April 22, 2014Assignee: Panasonic CorporationInventors: Toru Okino, Yoshihisa Kato, Yutaka Hirose, Mitsuyoshi Mori
-
Patent number: 8692379Abstract: A connector access region of an integrated circuit device includes a set of parallel conductors, extending in a first direction, and interlayer connectors. The conductors comprise a set of electrically conductive contact areas on different conductors which define a contact plane with the conductors extending below the contact plane. A set of the contact areas define a line at an oblique angle, such as less than 45° or 5° to 27°, to the first direction. The interlayer connectors are in electrical contact with the contact areas and extend above the contact plane. At least some of the interlayer connectors overlie but are electrically isolated from the electrical conductors adjacent to the contact areas with which the interlayer connectors are in electrical contact. The set of parallel conductors may include a set of electrically conductive layers with the contact plane being generally perpendicular to the electrically conductive layers.Type: GrantFiled: August 24, 2012Date of Patent: April 8, 2014Assignee: Macronix International Co., Ltd.Inventor: Shih-Hung Chen
-
Patent number: 8692297Abstract: A power and ground shield mesh to remove both capacitive and inductive signal coupling effects of routing in integrated circuit device. An embodiment describes the routing of a shield mesh of both power and ground lines to remove noise created by capacitive and inductive coupling. Relatively long signal lines are routed in between fully connected power and ground shield mesh which may be generated by a router during the signal routing phase or during power mesh routing phase. Leaving only the odd tracks or the even tracks for signal routing, power mesh (VDD) and ground mesh (VSS) are routed and fully interconnected leaving shorter segments and thereby reducing the RC effect of the circuit device. Another embodiment presents a technique where the signals are shielded using the power and ground mesh for a gridless routing. Another embodiment presents a multi-layer grid routing technique where signals are routed on even grid and the power and ground lines are routed on odd grid.Type: GrantFiled: August 2, 2010Date of Patent: April 8, 2014Assignee: Synopsys, Inc.Inventor: Iu-Meng Tom Ho
-
Patent number: 8674411Abstract: A semiconductor device is disclosed, which comprises first and second input ports, first and second output nodes, and first and second transistors. The first transistor includes first and second diffusion regions defining a first channel region and a first gate electrode and connected to the first input port, the first diffusion region being connected to the first output node, the second diffusion region being disposed between the first diffusion region and the first input port and supplied with a first operating potential. The second transistor includes third and fourth diffusion regions defining a second channel region and a second gate electrode and connected to the second input port, the third diffusion region being supplied with the first operating potential, the fourth diffusion region being disposed between the third diffusion region and the second input port and connected to the second output node.Type: GrantFiled: June 14, 2012Date of Patent: March 18, 2014Assignee: Elpida Memory, Inc.Inventors: Hiroshi Shimizu, Takamitsu Onda
-
Patent number: 8665184Abstract: A driving circuit is adapted to drive a current-driven device. The driving circuit includes a first power supply circuit and a second power supply circuit. The first power supply circuit is for supplying a first positive voltage to a first terminal of the current-driven device. The second power supply circuit is for enabling a current flowing along a first current flow direction in a first time period and thereby a second terminal of the current-driven device is given a second positive voltage. The second power supply circuit further is for enabling a current from the current-driven device flowing out of the second power supply circuit along a second current flow direction. The first current flow direction and the second current flow direction are different directions in the second power supply circuit. Moreover, a light emitting device using the above-mentioned driving circuit also is provided.Type: GrantFiled: February 11, 2011Date of Patent: March 4, 2014Assignee: AU Optronics Corp.Inventors: Chia-Yu Lee, Tze-Chien Tsai
-
Patent number: 8653565Abstract: Various aspects of the technology includes a quad semiconductor power and/or switching FET comprising a pair of control/sync FET devices. Current may be distributed in parallel along source and drain fingers. Gate fingers and pads may be arranged in a serpentine configuration for applying gate signals to both ends of gate fingers. A single continuous ohmic metal finger includes both source and drain regions and functions as a source-drain node. A set of electrodes for distributing the current may be arrayed along the width of the source and/or drain fingers and oriented to cross the fingers along the length of the source and drain fingers. Current may be conducted from the electrodes to the source and drain fingers through vias disposed along the surface of the fingers. Heat developed in the source, drain, and gate fingers may be conducted through the vias to the electrodes and out of the device.Type: GrantFiled: November 26, 2012Date of Patent: February 18, 2014Assignee: Sarda Technologies, Inc.Inventor: James L. Vorhaus
-
Patent number: 8637998Abstract: A semiconductor chip capable of realizing reduction in cost when the semiconductor chip is mounted over a package substrate, miniaturization of the package substrate, and optimization of an interconnect pattern. The semiconductor chip includes a first electrode pad group provided in the semiconductor chip, and comprised of at least one electrode pad, and a second electrode pad group provided in the semiconductor chip, and comprised of at least one other electrode pad capable of outputting a signal identical to a signal outputted by the one electrode pad. Further, either the one electrode pad of the first electrode pad group, or the one other electrode pad of the second electrode pad group, closer in distance to one other electrode pad of one other semiconductor chip is coupled to the one other electrode pad of the one other semiconductor chip.Type: GrantFiled: October 31, 2011Date of Patent: January 28, 2014Assignee: Renesas Electronics CorporationInventor: Kei Machida
-
Patent number: 8624298Abstract: A flat panel display includes a gate line, a data line, and a power supply line and a plurality of pixels connected to the lines, wherein each of the pixels includes a first thin film transistor that includes an active layer having a channel region, a source region, and a drain region and a bias supply layer in contact with the channel region so as to apply a voltage to the channel region of the first thin film transistor, wherein the bias supply layer of the first thin film transistor is connected to the power supply line.Type: GrantFiled: June 11, 2007Date of Patent: January 7, 2014Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Deog Choi, Sung-Sik Bae, Won-Sik Kim
-
Patent number: 8618579Abstract: To provide a circuit layout design method that can prevent degradation of the circuit reliability even in highly miniaturized circuit cells. In order to prevent noise from a power supply potential or a reference potential with a large potential difference from affecting a gate electrode and causing a malfunction, a first plug connected to the gate electrode and a second plug to which the power supply potential or the reference potential is supplied are required to be spaced from each other by a distance sufficient for the noise from the power supply potential or the reference potential not to affect the first plug. To this end, among the second plugs placed at equal intervals under the wiring, only the second plug placed at a layout position that is not sufficiently spaced from the first plug is deleted at the time of planar layout design.Type: GrantFiled: November 16, 2012Date of Patent: December 31, 2013Assignee: Renesas Electronics CorporationInventors: Hiroharu Shimizu, Masakazu Nishibori, Toshihiko Ochiai
-
Patent number: 8614463Abstract: A layout configuration for a memory cell array includes at least a comb-like doped region having a first conductivity type and a fishbone-shaped doped region having a second conductivity type. The second conductivity type and the first conductivity type are complementary. Furthermore, the comb-like doped region and the fishbone-shaped doped region are interdigitated.Type: GrantFiled: November 2, 2011Date of Patent: December 24, 2013Assignee: United Microelectronics Corp.Inventors: Meng-Ping Chuang, Yu-Tse Kuo, Chia-Chun Sun, Yun-San Huang
-
Patent number: 8604557Abstract: A semiconductor memory device includes: a first n-type transistor; a first p-type transistor; a first wiring layer having a first interconnecting portion for connecting a drain of the first n-type transistor and a drain of the first p-type transistor; and a second wiring layer having a first conductive portion electrically connected to the first interconnecting portion.Type: GrantFiled: December 10, 2008Date of Patent: December 10, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Narumi Ohkawa
-
Patent number: 8603906Abstract: Provided is a three-dimensional semiconductor memory device. The three-dimensional semiconductor memory device includes a substrate that has a cell array region including a pair of sub-cell regions and a strapping region interposed between the pair of sub-cell regions. A Plurality of sub-gates are sequentially stacked on the substrate in each of the sub-cell regions, and interconnections are electrically connected to extensions of the stacked sub-gates, respectively, which extend into the strapping region. Each of the interconnections is electrically connected to the extensions of the sub-gate which are disposed in the pair of the sub-cell regions, respectively, and which are located at the same level.Type: GrantFiled: February 27, 2013Date of Patent: December 10, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sunil Shim, Sunghoi Hur, Hansoo Kim, Jaehoon Jang, Hoosung Cho
-
Publication number: 20130320288Abstract: Some embodiments include semiconductor constructions having an electrically conductive interconnect with an upper surface, and having an electrically conductive structure over the interconnect. The structure includes a horizontal first portion along the upper surface and a non-horizontal second portion joined to the first portion at a corner. The second portion has an upper edge. The upper edge is offset relative to the upper surface of the interconnect so that the upper edge is not directly over said upper surface. Some embodiments include memory arrays.Type: ApplicationFiled: May 29, 2012Publication date: December 5, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Andrea Redaelli, Cinzia Perrone
-
Patent number: 8598631Abstract: A semiconductor integrated circuit chip mounted on a substrate by flip chip bonding includes: a plurality of electrode pads; a corner portion of a flat periphery of an inner layer; a first linear region adjoining one side of the corner portion; a second linear region adjoining another side of the corner portion; and a third linear region adjoining a side of the first linear region opposite to the side adjoining the corner portion. A circuit core placeable region is provided in at least part of the corner portion and the first linear region. A plurality of IO cells connected to the electrode pads are arranged in the second and third linear regions. The IO cells in the second linear region are connected to the electrode pads arranged inwardly in n rows×n columns from a corner of the chip above the corner portion.Type: GrantFiled: May 7, 2013Date of Patent: December 3, 2013Assignee: Panasonic CorporationInventor: Shiro Usami
-
Patent number: 8587035Abstract: A device includes a semiconductor substrate, a first local bit line formed in the semiconductor substrate and elongated in a first direction, a first insulating layer on the semiconductor substrate, a first global bit line formed on the first insulating layer, a first path formed in the first insulating layer to couple a first end of the first local bit line with the first global bit line, and a second path formed in the first insulating layer to couple a second end of the first local bit line with the first global bit line.Type: GrantFiled: March 7, 2011Date of Patent: November 19, 2013Assignee: Elpida Memory, Inc.Inventors: Shinichi Takayama, Yasutoshi Yamada
-
Patent number: 8582340Abstract: A memory cell 6 includes a M3 metal layer which incorporate continuous word lines 12 and power conductors formed of a plurality of separate power line sections 14 running parallel to the word lines. Interstitial gaps between the separate power line sections are larger in size than the power line sections themselves. The power line sections are disposed in a staggered arrangement either side of the word lines.Type: GrantFiled: January 12, 2012Date of Patent: November 12, 2013Assignee: ARM LimitedInventors: Yew Keong Chong, Gus Yeung
-
Patent number: 8581302Abstract: Signals outputted from an I/O buffer with a parallel drive configuration are stabilized for reliability enhancement. Each I/O cell has a complementary I/O cell that outputs one output signal as a complementary signal made up of a non-inverted signal and an inverted signal. Two I/O cells are coupled in parallel. Output portions of first inverters are coupled together through a first wiring; and output portions of second inverters are coupled together through a second wiring. The first wiring is formed on the lower side of the I/O cells so that it is astride the two I/O cells, and the second wiring is formed above the first wiring so that it is astride the two I/O cells. The wirings are laid out so that the wiring length of the first wiring and the wiring length of the second wiring are substantially equal to each other.Type: GrantFiled: November 12, 2011Date of Patent: November 12, 2013Assignee: Renesas Electronics CorporationInventors: Mitsuya Kinoshita, Motoo Suwa, Akinobu Watanabe, Shigezumi Matsui
-
Patent number: 8564025Abstract: An intermediate process device is provided and includes a nanowire connecting first and second silicon-on-insulator (SOI) pads, a gate including a gate conductor surrounding the nanowire and poly-Si surrounding the gate conductor and silicide forming metal disposed to react with the poly-Si to form a fully silicided (FUSI) material to induce radial strain in the nanowire.Type: GrantFiled: August 3, 2012Date of Patent: October 22, 2013Assignee: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Guy Cohen, Conal E. Murray, Jeffrey W. Sleight
-
Patent number: 8557661Abstract: A method of manufacturing a semiconductor device comprises forming memory cells on a memory cell region, alternately forming a sacrificial layer and an insulating interlayer on a connection region for providing wirings configured to electrically connect the memory cells, forming an etching mask pattern including etching mask pattern elements on a top sacrificial layer, forming blocking sidewalls on either sidewalls of each of the etching mask pattern element, forming a first photoresist pattern selectively exposing a first blocking sidewall furthermost from the memory cell region and covering the other blocking sidewalls, etching the exposed top sacrificial layer and an insulating interlayer to expose a second sacrificial layer, forming a second photoresist pattern by laterally removing the first photoresist pattern to the extent that a second blocking sidewall is exposed, and etching the exposed top and second sacrificial layers and the insulating interlayers to form a staircase shaped side edge portion.Type: GrantFiled: December 8, 2011Date of Patent: October 15, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Geun Yu, Gyung-Jin Min, Seong-Soo Lee, Suk-Ho Joo, Yoo-Chul Kong, Dae-Hyun Jang
-
Patent number: 8552521Abstract: A semiconductor package removes power noise by using a ground impedance. The semiconductor package includes an analog circuit block, a digital circuit block, an analog ground impedance structure, a digital ground impedance structure, and an integrated ground. The integrated ground and the analog circuit block are electrically connected via the analog ground impedance structure, and the integrated ground and the digital circuit block are electrically connected via the digital ground impedance structure, and an inductance of the analog ground impedance structure is greater than an inductance of the digital ground impedance structure.Type: GrantFiled: December 16, 2009Date of Patent: October 8, 2013Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Eun-seok Song, Hee-seok Lee, Sung-woo Park
-
Publication number: 20130256762Abstract: An object of the present invention is to provide a programmable logic device which has short start-up time after supply of power is stopped, is highly integrated, and operates with low power. In a programmable logic device including an input/output block, a plurality of logic blocks each including a logic element, and a wiring connecting the plurality of logic blocks, the logic element has a configuration memory for holding configuration data and a look-up table including a selection circuit. The configuration memory includes a plurality of memory elements each of which includes a transistor whose channel region is in an oxide semiconductor film and an arithmetic circuit provided between the transistor and the selection circuit. Configuration data is selectively changed and output by the selection circuit in accordance with an input signal.Type: ApplicationFiled: May 28, 2013Publication date: October 3, 2013Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tatsuji NISHIJIMA
-
Publication number: 20130256761Abstract: A semiconductor device, and a method of fabrication the same, include selection gate patterns extending in a first direction on a substrate, cell gate patterns extending in parallel in the first direction between the selection gate patterns adjacent to each other, and contact pads connected to first end parts of the cell gate patterns, respectively. An insulating layer covers the selection gate patterns, the cell gate patterns, and the contact pads. The insulating layer includes a void or seam between the contact pads. A filling insulating layer fills the void or seam in the insulating layer.Type: ApplicationFiled: March 28, 2013Publication date: October 3, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jae-Hwang SIM
-
Patent number: 8542337Abstract: An embodiment of the invention provides a pixel structure of an active matrix organic light emitting display comprising a gate line, a common electrode line, a signal line, a power line, a first thin film transistor which is used as an addressing element, and a second thin film transistor which controls the organic light emitting display. A short-circuit-ring structure is connected between the common electrode line and the signal line and the short-circuit-ring structure communicates the signal line and the common electrode line in the case where a large current flows.Type: GrantFiled: March 23, 2010Date of Patent: September 24, 2013Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventor: Mi Zhang
-
Patent number: 8519513Abstract: A semiconductor wafer includes a die, an edge seal, a bond pad, a plating bus, and trace. The die is adjacent to a saw street. The edge seal is along a perimeter of the die and includes a conductive layer formed in a last interconnect layer of the die. The bond pad is formed as part of metal deposition layer above the last interconnect layer or part of the last interconnect layer. The plating bus is within the saw street. The trace is connected to the bond pad and to the plating bus (1) over the edge seal, insulated from the edge seal, and formed in the metal deposition layer or (2) through the edge seal and insulated from the edge seal.Type: GrantFiled: January 4, 2012Date of Patent: August 27, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Trent S. Uehling
-
Patent number: 8513814Abstract: Structures are provided with raised buffer pads for solder bumps. Methods are also provided for forming the raised buffer pads for solder bumps. The method includes forming a raised localized buffer pad structure on a tensile side of a last metal layer of a solder bump connection. The raised localized buffer pad structure increases a height of a portion of a pad structure of the solder bump connection with respect to a compressive side of the last metal layer.Type: GrantFiled: May 2, 2011Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8507994Abstract: In a memory cell including CMOS inverters, an increase in an area of the memory cell caused by restrictions on a gate wiring due to a leakage current and restrictions due to design rules is suppressed. A first wiring and a second wiring are laid out as a first metal layer in the memory cell that includes a first inverter and a second inverter. The first wiring is connected with two drains in the first inverter and a second gate wiring in the second inverter. The second wiring is connected with two drains in the second inverter and a first gate wiring in the first inverter. The first wiring is laid out to overlap with the second gate wiring, and the second wiring is laid out to overlap with the first gate wiring. A second metal layer is laid out above the first metal layer, and a third metal layer is laid out above the second metal layer.Type: GrantFiled: August 8, 2011Date of Patent: August 13, 2013Assignee: ON Semiconductor Trading, Ltd.Inventor: Kouichi Yamada
-
Patent number: 8508639Abstract: A back-illuminated type MOS (metal-oxide semiconductor) solid-state image pickup device 32 in which micro pads 34, 37 are formed on the wiring layer side and a signal processing chip 33 having micro pads 35, 38 formed on the wiring layer at the positions corresponding to the micro pads 34, 37 of the MOS solid-state image pickup device 32 are connected by micro bumps 36, 39. In a semiconductor module including the MOS type solid-state image pickup device, at the same time an image processing speed can be increased, simultaneity within the picture can be realized and image quality can be improved, a manufacturing process can be facilitated, and a yield can be improved. Also, it becomes possible to decrease a power consumption required when all pixels or a large number of pixels is driven at the same time.Type: GrantFiled: July 12, 2005Date of Patent: August 13, 2013Assignee: Sony CorporationInventors: Keiji Mabuchi, Shunichi Urasaki
-
Patent number: 8502383Abstract: An integrated circuit includes active circuitry disposed at a surface of a semiconductor body and an interconnect region disposed above the semiconductor body. A thermoelectric material is disposed in an upper portion of the interconnect region away from the semiconductor body. The thermoelectric material is configured to deliver electrical energy when exposed to a temperature gradient. This material can be used, for example, in a method for detecting the repackaging of the integrated circuit after it has been originally packaged.Type: GrantFiled: September 23, 2011Date of Patent: August 6, 2013Assignee: STMicroelectronics (Rousset) SASInventors: Pascal Fornara, Christian Rivero
-
Patent number: 8502275Abstract: A plurality of gate lines formed on an insulating substrate, each gate line including a pad for connection to an external device; a plurality of data lines intersecting the gate lines and insulated from the gate lines, each data line including a pad for connection to an external device; and a conductor overlapping at least one of the gate lines and the data lines are included. An overlapping distance of the gate lines or the data lines and a width of the conductor decreases as the length of the gate lines or the data lines increases. Accordingly, the difference in the RC delays due to the difference of the length of the signal lines is compensated to be reduced.Type: GrantFiled: May 21, 2012Date of Patent: August 6, 2013Assignee: Samsung Display Co., Ltd.Inventor: Jong-Woong Chang
-
Patent number: 8502274Abstract: Power transistor cells are formed in a cell array of an integrated circuit. Contact vias may electrically connect a metal structure above the cell array and the power transistor cells. A connecting line electrically connects a first element arranged in the cell array and a second element arranged in a peripheral region. A portion of the connecting line is arranged between the metal structure and the cell array and runs between a first axis and a second axis which are arranged parallel and at a distance to each other. The distance is greater than a width of the connecting line portion. The connecting line portion is tangent to both the first axis and the second axis. Shear-induced material transport along the connecting line is reduced by shortening critical portions or by exploiting grain boundary effects. The reliability of an insulator structure covering the connecting line is increased.Type: GrantFiled: April 6, 2012Date of Patent: August 6, 2013Assignee: Infineon Technologies AGInventors: Kurt Matoy, Thomas Detzel, Michael Nelhiebel, Arno Zechmann, Stefan Decker, Robert Illing, Sven Gustav Lanzerstorfer, Christian Djelassi, Bernhard Auer, Stefan Woehlert
-
Patent number: 8492797Abstract: A semiconductor memory device includes: a semiconductor region extending vertically from a first region of a substrate; a plurality of gate electrodes disposed on the first region of the substrate in a vertical direction, but separated from each other along a sidewall of the semiconductor region; a gate dielectric layer disposed between the semiconductor region and the plurality of gate electrodes; a substrate contact electrode extending vertically from the impurity-doped second region of the substrate; and an insulating region formed as an air gap between the substrate contact electrode and at least one of the plurality of gate electrodes.Type: GrantFiled: April 7, 2011Date of Patent: July 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Hwang, Han-soo Kim, Sun-il Shim
-
Patent number: 8471318Abstract: A semiconductor device and a method for forming the same are disclosed. The semiconductor device includes a plurality of bit lines having a uniform width on a semiconductor substrate, an active region obliquely arranged to have a predetermined angle with respect to the bit lines, a spacer arranged around the bit lines connected to a center part of the active region. A contact pad is connected to a lower part of the bit lines. The spacer is formed not only at an upper part of sidewalls of the contact pad but also at sidewalls of the bit lines. As a result, a CD of the bit line contact increases, so that a bit line contact patterning margin also increases. A bit line pattern having a uniform width is formed so that a patterning margin increases. A storage electrode contact self-alignment margin increases so that a line-type storage electrode contact margin increases.Type: GrantFiled: July 5, 2011Date of Patent: June 25, 2013Assignee: Hynix Semiconductor Inc.Inventor: Byung Sub Nam
-
Patent number: 8471384Abstract: A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.Type: GrantFiled: August 21, 2007Date of Patent: June 25, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8461627Abstract: In a stack array structure for a semiconductor memory device, a first semiconductor layer includes a plurality of first cell strings, and a second semiconductor including a plurality of second cell strings. Bit-line contact plugs are configured to couple a bit-line to two adjacent first cell strings aligned in series in a bit-line direction, and to further couple the bit-line to two adjacent second cell strings respectively located over the two adjacent first cell strings. Common source line contact plugs are configured to couple a common source line to the two adjacent first cell strings and the two adjacent second cell strings. Pocket p-well contact plugs are located at positions corresponding to a layout of the bit-line plugs and/or common source line plugs, and are configured to couple a pocket p-well line to the first semiconductor layer and the second semiconductor layer.Type: GrantFiled: December 11, 2009Date of Patent: June 11, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Dae-Seok Byeon
-
Patent number: 8455924Abstract: Multilevel metallization layouts for an integrated circuit chip including transistors having first, second and third elements to which metallization layouts connect. The layouts minimize current limiting mechanism including electromigration by positioning the connection for the second contact vertically from the chip, overlapping the planes and fingers of the metallization layouts to the first and second elements and forming a pyramid or staircase of multilevel metallization layers to smooth diagonal current flow.Type: GrantFiled: June 16, 2008Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: David Ross Greenberg, John Joseph Pekarik, Jorg Scholvin
-
Patent number: 8450738Abstract: An active matrix substrate includes: pixel regions (5L, 5R, and 5M) provided in line and column direction; scan signal lines (16? and 16?); data signal lines (Sp, Sq, sp, and sq) crossing the scan signal lines at right angles; a gate insulating film covering the scan signal lines; and an interlayer insulating film covering the data signal lines, two of the data signal lines (Sq and sp) being provided (i) so as to overlap a gap between two of the pixel regions (5L and 5R) which are adjacent to each other in the line direction or (ii) so as to overlap a region which extends along the gap, the interlayer insulating film having a hollow part K so that the hollow part K and a gap between the two of the data signal lines (Sq and sp) overlap each other, and part of the hollow part K and the scan signal lines (16? and 16?) overlap each other via the gate insulating film.Type: GrantFiled: August 27, 2008Date of Patent: May 28, 2013Assignee: Sharp Kabushiki KaishaInventors: Toshihide Tsubata, Toshinori Sugihara
-
Patent number: 8441127Abstract: A device includes a package component, and a metal trace on a surface of the package component. A first and a second dielectric mask cover a top surface and sidewalls of the metal trace, wherein a landing portion of the metal trace is located between the first and the second dielectric masks. The landing portion includes a first portion having a first width, and a second portion connected to an end of the first portion. The second portion has a second width greater than the first width, wherein the first and the second widths are measured in a direction perpendicular to a lengthwise direction of the metal trace.Type: GrantFiled: June 29, 2011Date of Patent: May 14, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Tsai Hou, Liang-Chen Lin
-
Patent number: 8441039Abstract: Techniques for incorporating nanotechnology into electronic fuse (e-fuse) designs are provided. In one aspect, an e-fuse structure is provided. The e-fuse structure includes a first electrode; a dielectric layer on the first electrode having a plurality of nanochannels therein; an array of metal silicide nanopillars that fill the nanochannels in the dielectric layer, each nanopillar in the array serving as an e-fuse element; and a second electrode in contact with the array of metal silicide nanopillars opposite the first electrode. Methods for fabricating the e-fuse structure are also provided as are semiconductor devices incorporating the e-fuse structure.Type: GrantFiled: October 16, 2012Date of Patent: May 14, 2013Assignee: International Business Machines CorporationInventors: Satya N. Chakravarti, Dechao Guo, Huiming Bu, Keith Kwong Hon Wong
-
Patent number: 8441012Abstract: The present invention provides an array substrate, a method for manufacturing an array substrate, and a display device which are such that reflow failure of a resist mask does not occur readily at the time of manufacture of the array substrate, so the array substrate can be manufactured reliably. At the time of forming a TFT, third wiring 37 between source wiring 13 and the source electrode 22 of the TFT is provided with a narrow portion 38 that is formed with a narrow width by narrowing a midpoint at a portion of the wiring in planar shape, and the resist film on the source electrode 22 and a drain electrode 23 is reflowed so as to cover the surface of a channel region Q, thus forming a reflowed resist film 42. A semiconductor film 20 is etched using this as the etching mask in a state in which the area between the source and the drain is protected, thus making the semiconductor film 20 into an island shape.Type: GrantFiled: June 8, 2010Date of Patent: May 14, 2013Assignee: Sharp Kabushiki KaishaInventor: Makoto Juhmonji