With Thin Insulator Region For Charging Or Discharging Floating Electrode By Quantum Mechanical Tunneling Patents (Class 257/321)
-
Patent number: 9034707Abstract: A nonvolatile memory device includes a floating gate formed over a semiconductor substrate, an insulator formed on a first sidewall of the floating gate, a dielectric layer formed on a second sidewall and an upper surface of the floating gate, and a control gate formed over the dielectric layer.Type: GrantFiled: July 3, 2014Date of Patent: May 19, 2015Assignee: SK Hynix Inc.Inventor: Nam-Jae Lee
-
Patent number: 9029935Abstract: A nonvolatile memory device includes a floating gate formed over a semiconductor substrate, an insulator formed on a first sidewall of the floating gate, a dielectric layer formed on a second sidewall and an upper surface of the floating gate, and a control gate formed over the dielectric layer.Type: GrantFiled: July 3, 2014Date of Patent: May 12, 2015Assignee: SK Hynix Inc.Inventor: Nam-Jae Lee
-
Patent number: 9029936Abstract: A memory device includes a semiconductor channel, a tunnel dielectric layer located over the semiconductor channel, a first charge trap including a plurality of electrically conductive nanodots located over the tunnel dielectric layer, dielectric separation layer located over the nanodots, a second charge trap including a continuous metal layer located over the separation layer, a blocking dielectric located over the second charge trap, and a control gate located over the blocking dielectric.Type: GrantFiled: December 7, 2012Date of Patent: May 12, 2015Assignee: SanDisk Technologies Inc.Inventors: Vinod Purayath, George Samachisa, George Matamis, James Kai, Yuan Zhang
-
Publication number: 20150123191Abstract: High-density semiconductor memory is provided with enhancements to gate-coupling and electrical isolation between discrete devices in non-volatile memory. The intermediate dielectric between control gates and charge storage regions is varied in the row direction, with different dielectric constants for the varied materials to provide adequate inter-gate coupling while protecting from fringing fields and parasitic capacitances. Electrical isolation is further provided, at least in part, by air gaps that are formed in the column (bit line) direction and/or air gaps that are formed in the row (word line) direction.Type: ApplicationFiled: January 13, 2015Publication date: May 7, 2015Applicant: SanDisk Technologies Inc.Inventors: Vinod Robert Purayath, George Matamis, Henry Chien, James Kai, Yuan Zhang
-
Publication number: 20150123190Abstract: A structure and method provided for integrating SOI CMOS FETs and NVRAM memory devices. The structure includes a SOI substrate containing a semiconductor substrate, a SOI layer, and a BOX layer formed between the semiconductor substrate and the SOI layer. The SOI substrate includes predefined SOI device and NVRAM device regions. A SOI FET is formed in the SOI device region. The SOI FET includes portions of the BOX layer and SOI layers, an SOI FET gate dielectric layer, and a gate conductor layer. The structure further includes a NVRAM device formed in the NVRAM device region. The NVRAM device includes a tunnel oxide, floating gate, blocking oxide, and control gate layers. The tunnel oxide layer is coplanar with the portion of the BOX layer in the SOI device region. The floating gate layer is coplanar with the portion of the semiconductor layer in the SOI device region.Type: ApplicationFiled: January 7, 2015Publication date: May 7, 2015Inventors: Anthony I. Chou, Arvind Kumar
-
Publication number: 20150123189Abstract: Methods for forming a string of memory cells, apparatuses having a string of memory cells, and systems are disclosed. One such method for forming a string of memory cells forms a source material over a substrate. A capping material may be formed over the source material. A select gate material may be formed over the capping material. A plurality of charge storage structures may be formed over the select gate material in a plurality of alternating levels of control gate and insulator materials. A first opening may be formed through the plurality of alternating levels of control gate and insulator materials, the select gate material, and the capping material. A channel material may be formed along the sidewall of the first opening. The channel material has a thickness that is less than a width of the first opening, such that a second opening is formed by the semiconductor channel material.Type: ApplicationFiled: November 1, 2013Publication date: May 7, 2015Applicant: Micron Technology, Inc.Inventors: Jie Sun, Zhenyu Lu, Roger W. Lindsay, Brian Cleereman, John Hopkins, Hongbin Zhu, Fatma Arzum Simsek-Ege, Prasanna Srinivasan, Purnima Narayanan
-
Publication number: 20150123188Abstract: Methods for forming a string of memory cells, an apparatus having a string of memory cells, and a system are disclosed. A method for forming the string of memory cells comprises forming a metal silicide source material over a substrate. The metal silicide source material is doped. A vertical string of memory cells is formed over the metal silicide source material. A semiconductor material is formed vertically and adjacent to the vertical string of memory cells and coupled to the metal silicide source material.Type: ApplicationFiled: November 1, 2013Publication date: May 7, 2015Applicant: Micron Technology, Inc.Inventors: Zhenyu Lu, Roger W. Lindsay, Andrew Bicksler, Yongjun J. Hu, Haitao Liu
-
Patent number: 9024372Abstract: A nonvolatile memory device includes: a channel layer protruding perpendicular to a surface of a substrate; a tunnel insulation layer formed on a surface of the channel layer; a stack structure, in which a plurality of floating gate electrodes and a plurality of control gate electrodes are alternately formed along the channel layer; and a charge blocking layer interposed between each floating gate electrode, of the plurality of floating gate electrodes, and each control gate electrode of the plurality of control gate electrodes, wherein the floating gate electrode includes a first floating gate electrode between two control gate electrodes and a second floating gate electrode positioned in the lowermost and uppermost parts of the stack structure and having a smaller width in a direction parallel to the substrate than the first floating gate electrode.Type: GrantFiled: September 10, 2012Date of Patent: May 5, 2015Assignee: SK Hynix Inc.Inventors: Young-Soo Ahn, Jeong-Seob Oh
-
Patent number: 9024373Abstract: Semiconductor devices have transistors capable of adjusting threshold voltages through a body bias effect. The semiconductor devices include transistors having a front gate on a substrate, a back gate between adjacent transistors, and a carrier storage layer configured to surround the back gate and to trap a carrier. A threshold voltage of a transistor may be changed in response to voltage applied to the back gate. Related fabrication methods are also described.Type: GrantFiled: March 5, 2013Date of Patent: May 5, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Soo Kim, Dong Jin Lee
-
Patent number: 9012973Abstract: According to one embodiment, a semiconductor memory device includes an insulating film with a recess formed in an upper surface, and a conductive film provided on the insulating film and containing silicon, carbon and an impurity serving as an acceptor or donor for silicon. Carbon concentration of a first portion of the conductive film in contact with the insulating film is lower than carbon concentration of a second portion of the conductive film located in the recess and being equidistant from the insulating film placed on both sides thereof.Type: GrantFiled: December 4, 2013Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takuo Ohashi, Fumiki Aiso
-
Patent number: 9012320Abstract: Example embodiments relate to a three-dimensional semiconductor memory device including an electrode structure on a substrate, the electrode structure including at least one conductive pattern on a lower electrode, and a semiconductor pattern extending through the electrode structure to the substrate. A vertical insulating layer may be between the semiconductor pattern and the electrode structure, and a lower insulating layer may be between the lower electrode and the substrate. The lower insulating layer may be between a bottom surface of the vertical insulating layer and a top surface of the substrate. Example embodiments related to methods for fabricating the foregoing three-dimensional semiconductor memory device.Type: GrantFiled: April 22, 2014Date of Patent: April 21, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jaegoo Lee, Kil-Su Jeong, Hansoo Kim, Youngwoo Park
-
Patent number: 9006815Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a silicon-containing substrate, a plurality of memory cells, and an insulating film. The substrate includes silicon. The plurality of memory cells is provided on the substrate with a spacing therebetween. The insulating film is provided on a sidewall of the memory cell. The insulating film includes a protrusion protruding toward an adjacent one of the memory cells above a void portion is provided between the memory cells.Type: GrantFiled: January 17, 2012Date of Patent: April 14, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Tatsuhiro Oda
-
Publication number: 20150091075Abstract: According to one embodiment, a nonvolatile semiconductor memory device is provided. The element isolation insulating bodies form active areas extending in one direction along a surface of a semiconductor substrate in a surface region of the semiconductor substrate, and partition the surface region into the active areas. The tunnel insulating films are formed on the active areas respectively. The floating gate electrodes are formed on the tunnel insulating films respectively. The inter-gate insulating films are formed on the floating gate electrodes. The control gate electrodes are provided on the inter-gate insulating films. The source regions and drain regions are formed in the active areas respectively. Each of the active areas has steps at side surfaces. A width of a portion of each of the active areas deeper than the steps is larger than that of a portion of each of the active areas shallower than the steps.Type: ApplicationFiled: September 4, 2014Publication date: April 2, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Kazuhito NISHITANI, Katsuhiro SATO
-
Patent number: 8994006Abstract: Semiconductor nanoparticles are deposited on a top surface of a first insulator layer of a substrate. A second insulator layer is deposited over the semiconductor nanoparticles and the first insulator layer. A semiconductor layer is then bonded to the second insulator layer to provide a semiconductor-on-insulator substrate, which includes a buried insulator layer including the first and second insulator layers and embedded semiconductor nanoparticles therein. Back gate electrodes are formed underneath the buried insulator layer, and shallow trench isolation structures are formed to isolate the back gate electrodes. Field effect transistors are formed in a memory device region and a logic device region employing same processing steps. The embedded nanoparticles can be employed as a charge storage element of non-volatile memory devices, in which charge carriers tunnel through the second insulator layer into or out of the semiconductor nanoparticles during writing and erasing.Type: GrantFiled: October 2, 2012Date of Patent: March 31, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Robert H. Dennard, Hemanth Jagannathan, Ali Khakifirooz, Tak H. Ning, Ghavam G. Shahidi
-
Publication number: 20150084114Abstract: A non-volatile memory device may include a semiconductor substrate and an isolation layer on the semiconductor substrate wherein the isolation layer defines an active region of the semiconductor substrate. A tunnel insulation layer may be provided on the active region of the semiconductor substrate, and a charge storage pattern may be provided on the tunnel insulation layer. An interface layer pattern may be provided on the charge storage pattern, and a blocking insulation pattern may be provided on the interface layer pattern. Moreover, the block insulation pattern may include a high-k dielectric material, and the interface layer pattern and the blocking insulation pattern may include different materials. A control gate electrode may be provided on the blocking insulating layer so that the blocking insulation pattern is between the interface layer pattern and the control gate electrode. Related methods are also discussed.Type: ApplicationFiled: November 26, 2014Publication date: March 26, 2015Inventors: Juhyung KIM, Changseok Kang, Sung-II Chang, Jungdal Choi
-
Publication number: 20150084113Abstract: It is made possible to provide a method for manufacturing a semiconductor device that has a high-quality insulating film in which defects are not easily formed, and experiences less leakage current. A method for manufacturing a semiconductor device, includes: forming an amorphous silicon layer on an insulating layer; introducing oxygen into the amorphous silicon layer; and forming a silicon oxynitride layer by nitriding the amorphous silicon layer having oxygen introduced thereinto.Type: ApplicationFiled: September 11, 2014Publication date: March 26, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Yuuichiro Mitani
-
Patent number: 8981457Abstract: There is provided a monolithic three dimensional array of charge storage devices which includes a plurality of device levels, wherein at least one surface between two successive device levels is planarized by chemical mechanical polishing.Type: GrantFiled: May 10, 2012Date of Patent: March 17, 2015Assignee: SanDisk 3D LLCInventors: Thomas H. Lee, Vivek Subramanian, James M. Cleeves, Mark G. Johnson, Paul Michael Farmwald, Igor G. Kouznetzov
-
Publication number: 20150069494Abstract: A monolithic three dimensional NAND string includes a vertical semiconductor channel and a plurality of control gate electrodes in different device levels. The string also includes a blocking dielectric layer, a charge storage region and a tunnel dielectric. A first control gate electrode is separated from a second control gate electrode by an air gap located between the major surfaces of the first and second control gate electrodes and/or the charge storage region includes silicide nanoparticles embedded in a charge storage dielectric.Type: ApplicationFiled: November 18, 2014Publication date: March 12, 2015Inventors: Raghuveer S. Makala, Johann Alsmeier, Yao-Sheng Lee
-
Publication number: 20150060988Abstract: Semiconductor devices, and methods of fabricating the same, include forming a trench between a plurality of patterns on a substrate to be adjacent to each other, forming a first sacrificial layer in the trench, forming a first porous insulation layer having a plurality of pores on the plurality of patterns and on the first sacrificial layer, and removing the first sacrificial layer through the plurality of pores of the first porous insulation layer to form a first air gap between the plurality of patterns and under the first porous insulation layer.Type: ApplicationFiled: October 21, 2014Publication date: March 5, 2015Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bo-Young LEE, Jongwan CHOI, Myoungbum LEE
-
Patent number: 8969997Abstract: A method of forming of a semiconductor structure has isolation structures. A substrate having a first region and a second region is provided. The first region and the second region are implanted with neutral dopants to form a first etching stop feature and a second stop feature in the first region and the second region, respectively. The first etching stop feature has a depth D1 and the second etching stop feature has a depth D2. D1 is less than D2. The substrate in the first region and the second region are etched to form a first trench and a second trench respectively. The first trench and the second trench land on the first etching stop feature and the second etching stop feature, respectively.Type: GrantFiled: November 14, 2012Date of Patent: March 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chang-Sheng Tsao
-
Patent number: 8969947Abstract: A memory device includes a substrate, a semiconductor column extending perpendicularly from the substrate and a plurality of spaced-apart charge storage cells disposed along a sidewall of the semiconductor column. Each of the storage cells includes a tunneling insulating layer disposed on the sidewall of the semiconductor column, a polymer layer disposed on the tunneling insulating layer, a plurality of quantum dots disposed on or in the polymer layer and a blocking insulating layer disposed on the polymer layer.Type: GrantFiled: March 7, 2011Date of Patent: March 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-goo Lee, Jung-dal Choi, Young-woo Park
-
Publication number: 20150054054Abstract: A method of manufacturing a semiconductor device, the method including forming a tunnel insulating layer on an upper surface of a substrate, forming gate patterns on an upper surface of the tunnel insulating layer, forming capping layer patterns on sidewalls of the gate patterns and on the upper surface of the tunnel insulating layer, etching a portion of the tunnel insulating layer that is not covered with the gate patterns or the capping layer patterns to form a tunnel insulating layer pattern, and forming a first insulating layer on the upper surface of the substrate to cover the gate patterns, the capping layer patterns, and the tunnel insulating layer pattern, wherein the first insulating layer has an air gap between the capping layer patterns.Type: ApplicationFiled: November 7, 2014Publication date: February 26, 2015Inventors: Sung-Soo AHN, O Ik KWON, Bum-Soo KIM, Hyun-Sung KIM, Kyoung-Sub SHIN, Min-Kyung YUN, Seung-Pil CHUNG, Won-Bong JUNG
-
Patent number: 8963230Abstract: According to one embodiment, a columnar semiconductor, a floating gate electrode formed on a side surface of the columnar semiconductor via a tunnel dielectric film, and a control gate electrode formed to surround the floating gate electrode via a block dielectric film are provided.Type: GrantFiled: May 21, 2014Date of Patent: February 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Imamura, Yoshiaki Fukuzumi, Hideaki Aochi, Masaru Kito, Tomoko Fujiwara, Kaori Kawasaki, Ryouhei Kirisawa
-
Patent number: 8963229Abstract: A non-volatile semiconductor memory device is proposed whereby voltage can be more flexibly set in accumulating electric charges into a selected memory cell transistor in comparison with a conventional device. In a non-volatile semiconductor memory device (1), when a selected memory cell transistor (115) is caused to accumulate electric charges, high voltage as writing prevention voltage is applied from a PMOS transistor (9b) while low voltage as writing voltage is applied from an NMOS transistor (15a). Thus, a role of applying voltage to either the selected memory cell transistor (115) or a non-selected memory cell transistor (116) is shared by the PMOS transistor (9b) and the NMOS transistor (15a). Therefore, the gate voltage and the source voltage of the PMOS transistor (9b) and those of the NMOS transistor (15a) can be separately adjusted, and gate-to-substrate voltage thereof can be finally set to be, for instance, 4[V] or etc.Type: GrantFiled: September 18, 2012Date of Patent: February 24, 2015Assignee: Floadia CorporationInventors: Yutaka Shinagawa, Hideo Kasai, Yasuhiro Taniguchi
-
Patent number: 8963228Abstract: A structure and method provided for integrating SOI CMOS FETs and NVRAM memory devices. The structure includes a SOI substrate containing a semiconductor substrate, a SOI layer, and a BOX layer formed between the semiconductor substrate and the SOI layer. The SOI substrate includes predefined SOI device and NVRAM device regions. A SOI FET is formed in the SOI device region. The SOI FET includes portions of the BOX layer and SOI layers, an SOI FET gate dielectric layer, and a gate conductor layer. The structure further includes a NVRAM device formed in the NVRAM device region. The NVRAM device includes a tunnel oxide, floating gate, blocking oxide, and control gate layers. The tunnel oxide layer is coplanar with the portion of the BOX layer in the SOI device region. The floating gate layer is coplanar with the portion of the semiconductor layer in the SOI device region.Type: GrantFiled: April 18, 2013Date of Patent: February 24, 2015Assignee: International Business Machines CorporationInventors: Anthony I. Chou, Arvind Kumar
-
Publication number: 20150048437Abstract: According to one embodiment, a semiconductor memory device includes an insulating film with a recess formed in an upper surface, and a conductive film provided on the insulating film and containing silicon, carbon and an impurity serving as an acceptor or donor for silicon. Carbon concentration of a first portion of the conductive film in contact with the insulating film is lower than carbon concentration of a second portion of the conductive film located in the recess and being equidistant from the insulating film placed on both sides thereof.Type: ApplicationFiled: December 4, 2013Publication date: February 19, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Takuo OHASHI, Fumiki AlSO
-
Publication number: 20150041878Abstract: A method includes forming a shallow trench isolation (STI) region in a substrate, the STI region comprising an etch stop layer; etching the STI region by a first etch to the etch stop layer to form a recess in the STI region; and forming a floating gate, the floating gate comprising a portion that extends into the recess in the STI region, wherein the etch stop layer separates the portion of the floating gate that extends into the recess in the STI region from the substrate.Type: ApplicationFiled: October 28, 2014Publication date: February 12, 2015Inventor: Erwan Dornel
-
Publication number: 20150041877Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes: a plurality of memory cells, each of the memory cells including a tunneling insulating film provided on a substrate including silicon, a floating gate provided on the tunneling insulating film, an inter-gate insulating film provided on the floating gate, and a control gate provided on the inter-gate insulating film; and an element separation trench provided between the plurality of memory cells, the element separation trench having a gap in an interior of the element separation trench. The inter-gate insulating film is provided also above the element separation trench. An upper end of the gap is provided in an interior of the inter-gate insulating film provided above the element separation trench.Type: ApplicationFiled: March 5, 2014Publication date: February 12, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Muneyuki TSUDA
-
Patent number: 8952484Abstract: A non-volatile memory and a manufacturing method thereof are provided. The non-volatile memory includes a substrate, a gate structure, a first doped region, a second doped region and a pair of isolation structures. The gate structure is disposed on the substrate. The gate structure includes a charge storage structure, a gate and spacers. The charge storage structure is disposed on the substrate. The gate is disposed on the charge storage structure. The spacers are disposed on the sidewalls of the gate and the charge storage structure. The first doped region and the second doped region are respectively disposed in the substrate at two sides of the charge storage structure and at least located under the spacers. The isolation structures are respectively disposed in the substrate at two sides of the gate structure.Type: GrantFiled: November 18, 2010Date of Patent: February 10, 2015Assignee: MACRONIX International Co., Ltd.Inventors: Guan-Wei Wu, I-Chen Yang, Yao-Wen Chang, Tao-Cheng Lu
-
Patent number: 8946024Abstract: A nonvolatile memory device includes a floating gate formed over a semiconductor substrate, an insulator formed on a first sidewall of the floating gate, a dielectric layer formed on a second sidewall and an upper surface of the floating gate, and a control gate formed over the dielectric layer.Type: GrantFiled: July 3, 2014Date of Patent: February 3, 2015Assignee: SK Hynix Inc.Inventor: Nam-Jae Lee
-
Patent number: 8941170Abstract: A device having thin-film transistor (TFT) floating gate memory cell structures is provided. The device includes a substrate, a dielectric layer on the substrate, and one or more source or drain regions being embedded in the dielectric layer. the dielectric layer being associated with a first surface. Each of the one or more source or drain regions includes an N+ polysilicon layer on a diffusion barrier layer which is on a first conductive layer. The N+ polysilicon layer has a second surface substantially co-planar with the first surface. Additionally, the device includes a P? polysilicon layer overlying the co-planar surface and a floating gate on the P? polysilicon layer. The floating gate is a low-pressure CVD-deposited silicon layer sandwiched by a bottom oxide tunnel layer and an upper oxide block layer. Moreover, the device includes at least one control gate made of a P+ polysilicon layer overlying the upper oxide block layer.Type: GrantFiled: March 26, 2013Date of Patent: January 27, 2015Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Fumitake Mieno
-
Patent number: 8933501Abstract: A monolithic three dimensional NAND string includes a vertical semiconductor channel and a plurality of control gate electrodes in different device levels. The string also includes a blocking dielectric layer, a charge storage region and a tunnel dielectric. A first control gate electrode is separated from a second control gate electrode by an air gap located between the major surfaces of the first and second control gate electrodes and/or the charge storage region includes silicide nanoparticles embedded in a charge storage dielectric.Type: GrantFiled: January 28, 2014Date of Patent: January 13, 2015Assignee: SanDisk Technologies Inc.Inventors: Raghuveer S. Makala, Johann Alsmeier, Yao-Sheng Lee
-
Patent number: 8932932Abstract: An improved trench structure, and method for its fabrication are disclosed. Embodiments of the present invention provide a trench in which the collar portion has an air gap instead of a solid oxide collar. The air gap provides a lower dielectric constant. Embodiments of the present invention can therefore be used to make higher-performance devices (due to reduced parasitic leakage), or smaller devices, due to the ability to use a thinner collar to achieve the same performance as a thicker collar comprised only of oxide (with no air gap). Alternatively, a design choice can be made to achieve a combination of improved performance and reduced size, depending on the application.Type: GrantFiled: March 14, 2013Date of Patent: January 13, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Johnathan E. Faltermeier, Anne Marie Kimball
-
THREE DIMENSIONAL NAND DEVICE WITH BIRDS BEAK CONTAINING FLOATING GATES AND METHOD OF MAKING THEREOF
Publication number: 20150008502Abstract: A method of making a monolithic three dimensional NAND string including forming a stack of alternating layers of a first material and a second material over a substrate. The first material comprises an electrically insulating material and the second material comprises a semiconductor or conductor material. The method also includes etching the stack to form a front side opening in the stack, forming a blocking dielectric layer over the stack of alternating layers of a first material and a second material exposed in the front side opening, forming a semiconductor or metal charge storage layer over the blocking dielectric, forming a tunnel dielectric layer over the charge storage layer, forming a semiconductor channel layer over the tunnel dielectric layer, etching the stack to form a back side opening in the stack, removing at least a portion of the first material layers and portions of the blocking dielectric layer.Type: ApplicationFiled: May 20, 2014Publication date: January 8, 2015Applicant: SANDISK TECHNOLOGIES INC.Inventors: Henry Chien, Donovan Lee, Vinod R. Purayath, Yuan Zhang, James K. Kai, George Matamis -
Publication number: 20150001607Abstract: A method of making a NAND string includes forming a tunnel dielectric over a semiconductor channel, forming a charge storage layer over the tunnel dielectric, forming a blocking dielectric over the charge storage layer, and forming a control gate layer over the blocking dielectric. The method also includes patterning the control gate layer to form a plurality of control gates separated by trenches, and reacting a first material with exposed sidewalls of the plurality of control gates to form self aligned metal-first material compound sidewall spacers on the exposed sidewalls of the plurality of control gates.Type: ApplicationFiled: July 1, 2013Publication date: January 1, 2015Applicant: SanDisk Technologies, Inc.Inventors: Donovan LEE, Vinod PURAYATH, James KAI, George MATAMIS
-
Publication number: 20150001609Abstract: Provided are semiconductor devices and methods of forming the same. A device isolation structure in the semiconductor device includes a gap region. A dielectric constant of a vacuum or an air in the gap region is smaller than a dielectric constant of an oxide layer and, as a result coupling and attendant interference between adjacent cells may be reduced.Type: ApplicationFiled: July 31, 2014Publication date: January 1, 2015Inventors: Daewoong Kim, Junkyu Yang, HongSuk Kim, Tae-Jong Han
-
Publication number: 20150001608Abstract: Embodiments of a simple and cost-free multi-time programmable (MTP) structure for non-volatile memory cells are presented. A non-volatile MTP memory cell includes a substrate, first and second wells disposed in the substrate, a first transistor having a select gate and a second transistor having a floating gate adjacent one another and disposed over the second well and sharing a diffusion region. The memory cell further includes a control gate disposed over the first well. The control gate is coupled to the floating gate and the control and floating gates include the same gate layer extending across the first and the second wells.Type: ApplicationFiled: April 16, 2014Publication date: January 1, 2015Applicant: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Shyue Seng TAN, Eng Huat TOH, Jeoung Mo KOO, Danny SHUM, Elgin Kiok Boone QUEK
-
Patent number: 8921912Abstract: A nonvolatile memory device includes a substrate having active regions that are defined by an isolation layer and that have first sidewalls extending upward from the isolation layer, floating gates adjoining the first sidewalls of the active regions with a tunnel dielectric layer interposed between the active regions and the floating gates and extending upward from the substrate, an intergate dielectric layer disposed over the floating gates, and control gates disposed over the intergate dielectric layer.Type: GrantFiled: February 23, 2012Date of Patent: December 30, 2014Assignee: SK Hynix Inc.Inventors: Nam-Jae Lee, Seiichi Aritome
-
Patent number: 8921916Abstract: A single poly electrically erasable programmable read only memory (single poly EEPROM) device is provided, including: a semiconductor on insulator (SOI) substrate having a P-type semiconductor layer over an insulator layer; a P-well region formed in a portion of the P-type semiconductor layer; a trench isolation formed in the P-type semiconductor layer, surrounding the P-well region; an NMOS transistor formed over a portion of the P-type semiconductor layer of the P-well region; a P+ doping region formed over another portion of the P-type semiconductor layer of the P-well region; and a control gate formed in another portion of the P-type semiconductor layer, adjacent to the trench isolation.Type: GrantFiled: November 9, 2012Date of Patent: December 30, 2014Assignee: Vanguard International Semiconductor CorporationInventor: Chih-Jen Huang
-
Patent number: 8921917Abstract: A split gate flash cell device with floating gate transistors is provided. Each floating gate transistor is formed by providing a floating gate transistor substructure including an oxide disposed over a polysilicon gate disposed over a gate oxide disposed on a portion of a common source. Nitride spacers are formed along sidewalls of the floating gate transistor substructure and cover portions of the gate oxide that terminate at the sidewalls. An isotropic oxide etch is performed with the nitride spacers intact. The isotropic etch laterally recedes opposed edges of the oxide inwardly such that a width of the oxide is less than a width of the polysilicon gate. An inter-gate dielectric is formed over the floating gate transistor substructure and control gates are formed over the inter-gate dielectric to form the floating gate transistors.Type: GrantFiled: September 26, 2013Date of Patent: December 30, 2014Assignee: Wafertech, LLCInventor: Yimin Wang
-
Patent number: 8921923Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes forming a plurality of charge storage layers each including a lower portion and an upper portion provided on the lower portion and having a smaller width than the lower portion, and a plurality of sacrificial films provided between the upper portions of adjacent ones of the charge storage layers. The sacrificial films are projected higher than the upper portions and spaced by first gaps from sidewalls of the upper portions. The method includes forming a plurality of intermediate insulating films on the upper portions and in the first gaps. The method includes removing the sacrificial films and forming second gaps between adjacent ones of the intermediate insulating films. The method includes forming a control electrode on the intermediate insulating films and in the second gaps.Type: GrantFiled: June 27, 2013Date of Patent: December 30, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Toshiyuki Sasaki
-
Publication number: 20140367762Abstract: A stack can be patterned by a first etch process to form an opening defining sidewall surfaces of a patterned material stack. A masking layer can be non-conformally deposited on sidewalls of an upper portion of the patterned material stack, while not being deposited on sidewalls of a lower portion of the patterned material stack. The sidewalls of a lower portion of the opening can be laterally recessed employing a second etch process, which can include an isotropic etch component. The sidewalls of the upper portion of the opening can protrude inward toward the opening to form an overhang over the sidewalls of the lower portion of the opening. The overhang can be employed to form useful structures such as an negative offset profile in a floating gate device or vertically aligned control gate electrodes for vertical memory devices.Type: ApplicationFiled: August 29, 2014Publication date: December 18, 2014Inventors: Ming Tian, Jayavel Pachamuthu, Atsushi Suyama, James Kai, Raghuveer S. Makala, Yao-Sheng Lee, Johann Alsmeier, Henry Chien, Masanori Terahara, Hirofumi Watatani
-
Patent number: 8907390Abstract: Disclosed herein is a thermally-assisted magnetic tunnel junction structure including a thermal barrier. The thermal barrier is composed of a cermet material in a disordered form such that the thermal barrier has a low thermal conductivity and a high electric conductivity. Compared to conventional magnetic tunnel junction structures, the disclosed structure can be switched faster and has improved compatibility with standard semiconductor fabrication processes.Type: GrantFiled: November 11, 2010Date of Patent: December 9, 2014Assignee: Crocus Technology Inc.Inventor: Jason Reid
-
Patent number: 8907397Abstract: According to one embodiment, a method of manufacturing a nonvolatile semiconductor memory device is provided. In the method, a conductive film serving as a control gate is formed above a substrate. A hole extending through the conductive film from its upper surface to its lower surface is formed. A block insulating film, a charge storage layer, a tunnel insulating film, and a semiconductor layer are formed on the inner surface of the hole. A film containing a material having an oxygen dissociation catalytic action is formed on the semiconductor layer not to fill the hole. The interface between the tunnel insulating film and the semiconductor layer is oxidized through the film from the inside of the hole.Type: GrantFiled: March 23, 2012Date of Patent: December 9, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Naoki Yasuda
-
Patent number: 8907398Abstract: A gate structure of a non-volatile memory device and a method of forming the same including a tunnel oxide layer pattern, a charge trap layer pattern, a blocking dielectric layer pattern having the uppermost layer including a material having a first dielectric constant greater than that of a material included in the tunnel oxide layer pattern, and first and second conductive layer patterns. The gate structure includes a first spacer to cover at least the sidewall of the second conductive layer pattern. The gate structure includes a second spacer covering the sidewall of the first spacer and the sidewall of the first conductive layer pattern and including a material having a second dielectric constant equal to or greater than the first dielectric constant. In the non-volatile memory device including the gate structure, erase saturation caused by back tunneling is reduced.Type: GrantFiled: February 11, 2014Date of Patent: December 9, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-Gn Yun, Jung-Dal Choi, Kwang-Soo Seol
-
Publication number: 20140353738Abstract: A method of making a monolithic three dimensional NAND string including providing a stack of alternating first material layers and second material layers over a substrate. The first material layers comprise an insulating material and the second material layers comprise sacrificial layers. The method also includes forming a back side opening in the stack, selectively removing the second material layers through the back side opening to form back side recesses between adjacent first material layers and forming a blocking dielectric inside the back side recesses and the back side opening. The blocking dielectric has a clam shaped regions inside the back side recesses. The method also includes forming a plurality of copper control gate electrodes in the respective clam shell shaped regions of the blocking dielectric in the back side recesses.Type: ApplicationFiled: August 20, 2014Publication date: December 4, 2014Inventors: Raghuveer S. Makala, Yanli Zhang, Yao-Sheng Lee, Senaka Krishna Kanakamedala, Rahul Sharangpani, George Matamis, Johann Alsmeier, Seiji Shimabukuro, Genta Mizuno, Naoki Takeguchi
-
Patent number: 8901636Abstract: A three-dimensional semiconductor device and a method of fabricating the same, the device including a lower insulating layer on a top surface of a substrate; an electrode structure sequentially stacked on the lower insulating layer, the electrode structure including conductive patterns; a semiconductor pattern penetrating the electrode structure and the lower insulating layer and being connected to the substrate; and a vertical insulating layer interposed between the semiconductor pattern and the electrode structure, the vertical insulating layer crossing the conductive patterns in a vertical direction and being in contact with a top surface of the lower insulating layer.Type: GrantFiled: September 6, 2012Date of Patent: December 2, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Kil-Su Jeong
-
Patent number: 8901634Abstract: The disclosure relates to an integrated circuit comprising at least two memory cells formed in a semiconductor substrate, and a buried gate common to the selection transistors of the memory cells. The buried gate has a first section of a first depth extending in front of vertical channel regions of the selection transistors, and at least a second section of a second depth greater than the first depth penetrating into a buried source line. The lower side of the buried gate is bordered by a doped region forming a source region of the selection transistors and reaching the buried source line at the level where the second section of the buried gate penetrates into the buried source line, whereby the source region is coupled to the buried source line.Type: GrantFiled: March 5, 2013Date of Patent: December 2, 2014Assignee: STMicroelectronics (Rousset) SASInventors: Francesco La Rosa, Yoann Goasduff, Stephan Niel, Arnaud Regnier
-
Publication number: 20140346584Abstract: An embodiment relates to a memory device that includes a semiconductor channel, a tunnel dielectric located over the semiconductor channel, a charge storage region located over the tunnel dielectric, a blocking dielectric located over the charge storage region, and a control gate located over the blocking dielectric. An interface between the blocking dielectric and the control gate substantially prevents oxygen diffusion from the blocking dielectric into the control gate.Type: ApplicationFiled: May 22, 2014Publication date: November 27, 2014Inventors: Vinod R. Purayath, James Kai, Donovan Lee, Akira Matsudaira, Yuan Zhang
-
Patent number: 8896050Abstract: An electronic device can include a tunnel structure that includes a first electrode, a second electrode, and tunnel dielectric layer disposed between the electrodes. In a particular embodiment, the tunnel structure may or may not include an intermediate doped region that is at the primary surface, abuts a lightly doped region, and has a second conductivity type opposite from and a dopant concentration greater than the lightly doped region. In another embodiment, the electrodes have opposite conductivity types. In a further embodiment, an electrode can be formed from a portion of a substrate or well region, and the other electrode can be formed over such portion of the substrate or well region.Type: GrantFiled: February 20, 2013Date of Patent: November 25, 2014Assignee: Semiconductor Components Industries, LLCInventors: Thierry Coffi Herve Yao, Gregory James Scott