With Means To Reduce On Resistance Patents (Class 257/342)
-
Patent number: 8643102Abstract: A control device of a semiconductor device is provided. The control device of a semiconductor device is capable of reducing both ON resistance and feedback capacitance in a hollow-gate type planar MOSFET to which a second gate electrode is provided or a trench MOSFET to which a second gate electrode is provided. In the control device controlling driving of a hollow-gate type planar MOSFET to which a second gate electrode is provided or a trench MOSFET to which a second gate electrode is provided, a signal of tuning ON or OFF is outputted to a gate electrode in a state of outputting a signal of turning OFF to the second gate electrode.Type: GrantFiled: September 10, 2011Date of Patent: February 4, 2014Assignee: Renesas Electronics CorporationInventors: Takayuki Hashimoto, Masahiro Masunaga
-
Patent number: 8643103Abstract: A semiconductor device for preventing an outer well from being separated by a trench gate electrode from the well of a cell region while suppressing increase in the gate resistance in which buried gate electrodes extending in a direction overlapping a gate contact region extend only before a gate electrode so as not to overlap the gate electrode, the source contact situated between each of the buried gate electrodes is shorter than the buried gate electrode in the vertical direction, the ends of the buried gate electrodes on the side of the gate electrode are connected with each other by a buried connecting electrode disposed before the gate electrode, the buried connecting electrode extends in a direction parallel with the longer side of the semiconductor device, and is not connected to the buried gate electrode on the side of the contact situated adjacent to the contact-side buried gate electrode.Type: GrantFiled: September 24, 2011Date of Patent: February 4, 2014Assignee: Renesas Electronics CorporationInventor: Yoshiya Kawashima
-
Patent number: 8629493Abstract: A semiconductor device includes a semiconductor layer of a first conductivity type having a first surface and a second surface, a source region disposed on the first surface, a gate region disposed on the first surface adjacent the source region, and a drain region disposed on the first surface. The semiconductor device also includes a pair of charge control trenches disposed between the gate region and the drain region. Each of the pair of charge control trenches is characterized by a width and includes a first dielectric material disposed therein and a second material disposed internal to the first dielectric material. Additionally, a concentration of doping impurities present in the semiconductor layer of the first conductivity type and a distance between the pair of charge control trenches define an electrical characteristic of the semiconductor device that is independent of the width of each of the pair of charge control trenches.Type: GrantFiled: November 26, 2012Date of Patent: January 14, 2014Assignee: MaxPower Semiconductor, Inc.Inventor: Mohamed N. Darwish
-
Patent number: 8624332Abstract: A vertical conduction electronic power device includes respective gate, source and drain areas in an epitaxial layer arranged on a semiconductor substrate. The respective gate, source and drain metallizations may be formed by a first metallization level. Corresponding gate, source and drain terminals or pads may be formed by a second metallization level. The power device is configured as a set of modular areas extending parallel to each other, each having a rectangular elongate source area perimetrically surrounded by a narrow gate area. The modular areas are separated from each other by regions with the drain area extending parallel and connected at the opposite ends thereof to a second closed region with the drain area forming a device outer peripheral edge.Type: GrantFiled: September 26, 2005Date of Patent: January 7, 2014Assignee: STMicroelectronics S.R.L.Inventors: Ferruccio Frisina, Giuseppe Ferla, Angelo Magrì
-
Publication number: 20130341718Abstract: In one general aspect, a power semiconductor device can include a semiconductor substrate of a first conductivity type, and a semiconductor layer of a second conductivity type disposed on the semiconductor substrate. The semiconductor layer can include a high voltage unit, a low voltage unit disposed around the high voltage unit, and a level shift unit disposed between the high voltage unit and the low voltage unit. The power semiconductor device can include a first isolation region of the first conductivity type disposed between the high voltage unit and the level shift unit, and a second isolation region of the first conductivity type disposed between the low voltage unit and the level shift unit where the first isolation region and the second isolation region each are vertically aligned in the semiconductor layer and each extends to at least the semiconductor substrate.Type: ApplicationFiled: June 26, 2013Publication date: December 26, 2013Inventors: Min-suk KIM, Sun-hak LEE, Jin-woo MOON, Hye-mi KIM
-
Patent number: 8614448Abstract: A semiconductor device includes a semiconductor substrate having a collector layer in which the carrier concentration is maximized at a carrier concentration peak position that is 1 ?m or more from a surface of the semiconductor substrate. The semiconductor device further includes a collector electrode formed in contact with a surface of the collector layer.Type: GrantFiled: September 20, 2011Date of Patent: December 24, 2013Assignee: Mitsubishi Electric CorporationInventor: Shigeto Honda
-
Patent number: 8598658Abstract: A high voltage lateral double diffused metal-oxide-semiconductor field effect transistor (LDMOS) comprises a substrate; an epitaxy layer on the substrate; a drift region on the epitaxy layer; and a drain region and a source region at two ends. At least one pair of n-type and p-type semiconductor regions is arranged alternately above the interface of the substrate and the epitaxy layer and firmly attached to a lower surface of the drifting region; the n-type and p-type semiconductor regions are firmly closed to each other and arranged to form a lateral PN junction; and the p-type semiconductor region and the drifting region form a vertical PN junction. The n-type and p-type semiconductor regions are also totally called “a reduced surface field (RESURF) layer in body”, and the LDMOS device with a RESURF layer in body effectively solves conflict between raising reverse withstand voltage and reducing forward on-resistance of the current LDMOS devices.Type: GrantFiled: April 28, 2011Date of Patent: December 3, 2013Assignee: University of Electronic Science and Technology of ChinaInventors: Jian Fang, Lvyun Chen, Wenchang Li, Chao Guan, Qiongle Wu, Wenbin Bo, Zehua Wang
-
Patent number: 8598657Abstract: Investigation of problems of the device structure of a power MOSFET and mass production of it in relation to high breakdown voltage and low ON resistance when an epitaxy trench filling system is employed has revealed that it has the following problem, that is, a high breakdown voltage as expected cannot be achieved because a P-column region does not have an ideal rectangular parallelepipedal shape but has an inverted trapezoidal shape narrower at the bottom thereof and at the same time, has a concentration distribution lower at the bottom. In order to overcome the problem, the present invention provides a semiconductor device including a power MOSFET portion equipped, in an active cell region thereof, a super junction structure formed by a trench filling system, wherein a base epitaxial layer has a multistage structure with the upper portion having a higher impurity concentration.Type: GrantFiled: March 30, 2011Date of Patent: December 3, 2013Assignee: Renesas Electronics CorporationInventors: Tomohiro Tamaki, Yoshito Nakazawa
-
Patent number: 8587057Abstract: A metal oxide semiconductor field transistor including a source region, a drain region, a gate and a gate dielectric layer is provided. The drain region is located in a substrate. The drain region has an elliptical spiral shape and a starting portion of the drain region is strip or water drop or has a curvature of 0.02 to 0.0025 [1/um]. The source region located in the substrate is around the drain region. The gate is located above the substrate and between the source region and the drain region. The gate dielectric layer is located between the gate and the substrate.Type: GrantFiled: May 15, 2012Date of Patent: November 19, 2013Assignee: Nuvoton Technology CorporationInventors: Po-An Chen, Chin-Han Pan
-
Patent number: 8587060Abstract: A semiconductor device according to the present embodiment includes a semiconductor substrate having a first n-type silicon carbide layer and a second n-type silicon carbide layer, a first p-type impurity region formed in the n-type silicon carbide layer, a first n-type impurity region of 4H—SiC structure formed in the n-type silicon carbide layer, a second n-type impurity region of 3C—SiC structure formed in the n-type silicon carbide layer having a depth shallower than the first n-type impurity region, a gate insulating film, a gate electrode formed on the gate insulating film, and a metallic silicide layer formed above the first n-type impurity region and having a bottom portion and a side surface portion such that the second n-type impurity region is sandwiched between the first n-type impurity region and at least the side surface portion.Type: GrantFiled: February 24, 2012Date of Patent: November 19, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Yoshinori Tsuchiya
-
Patent number: 8575693Abstract: The present invention discloses a double diffused metal oxide semiconductor (DMOS) device. The DMOS device is formed in a substrate, and includes a high voltage well, a first field oxide region, a first gate, a first source, a drain, a body region, a body electrode, a second field oxide region, a second gate, and a second source. The second field oxide region and the first field oxide region are separated by the high voltage well and the body region. A part of the second gate is on the second field oxide region, and another part of the second gate is on the body region. The second gate is electrically connected to the first gate, and the second source is electrically connected to the first source, such that when the DMOS device is ON, a surface channel and a buried channel are formed.Type: GrantFiled: May 24, 2012Date of Patent: November 5, 2013Assignee: Richtek Technology CorporationInventors: Tsung-Yi Huang, Chien-Wei Chiu, Chien-Hao Huang
-
Patent number: 8569132Abstract: In a SiC-based MISFET and a manufacturing process thereof, after the introduction of an impurity, extremely-high-temperature activation annealing is required. Accordingly, it is difficult to frequently use a self-alignment process as performed in a silicon-based MISFET manufacturing process. This results in the problem that, to control the characteristics of a device, a high-accuracy alignment technique is indispensable. In accordance with the present invention, in a semiconductor device such as a SiC-based vertical power MISFET using a silicon-carbide-based semiconductor substrate and a manufacturing method thereof, a channel region, a source region, and a gate structure are formed in mutually self-aligned relation.Type: GrantFiled: January 30, 2012Date of Patent: October 29, 2013Assignee: Renesas Electronics CorporationInventors: Nobuo Machida, Koichi Arai
-
Publication number: 20130277740Abstract: A superjunction device and methods for layout design and fabrication of a superjunction device are disclosed. A layout of active cell column structures can be configured so that a charge due to first conductivity type dopants balances out charge due to second conductivity type dopants in a doped layer in an active cell region. A layout of end portions of the active cell column structures proximate termination column structures can be configured so that a charge due to the first conductivity type dopants in the end portions and a charge due to the first conductivity type dopants in the termination column structures balances out charge due to the second conductivity type dopants in a portion of the doped layer between the termination column structures and the end portions.Type: ApplicationFiled: June 20, 2013Publication date: October 24, 2013Inventors: Lingpeng Guan, Anup Bhalla, Tinggang Zhu, Madhur Bobde
-
Patent number: 8564060Abstract: There is no effective method for fabricating a semiconductor power device containing UMOSFET possessing large channel mobility and whose threshold voltage can be lowered with no loss in blocking voltage. A semiconductor device with large blocking voltage is provided utilizing silicon carbide trench MOSFET possessing both narrow regions where the p body concentration is low, and wide regions where the p body concentration is high.Type: GrantFiled: July 12, 2010Date of Patent: October 22, 2013Assignee: Hitachi, Ltd.Inventors: Haruka Shimizu, Natsuki Yokoyama
-
Patent number: 8564061Abstract: A semiconductor device has elongate plug structures extending in the lateral direction. The plug structures serve as electrical lines in order to enable locally defined lateral current flows within the cell array, within edge regions or logic regions of the semiconductor device.Type: GrantFiled: May 18, 2005Date of Patent: October 22, 2013Assignee: Infineon Technologies AGInventors: Walter Rieger, Franz Hirler, Martin Poelzl, Manfred Kotek
-
Patent number: 8558308Abstract: In a semiconductor die, source zones of a first conductivity type and body zones of a second conductivity type are formed. Both the source and the body zones adjoin a first surface of the semiconductor die in first sections. An impurity source is provided in contact with the first sections of the first surface. The impurity source is tempered so that atoms of a metallic recombination element diffuse out from the impurity source into the semiconductor die. Then impurities of the second conductivity type are introduced into the semiconductor die to form body contact zones between two neighboring source zones, respectively. The atoms of the metallic recombination element reduce the reverse recovery charge in the semiconductor die. Providing the body contact zones after tempering the platinum source provides uniform and reliable body contacts.Type: GrantFiled: June 14, 2012Date of Patent: October 15, 2013Assignee: Infineon Technologies Austria AGInventors: Oliver Blank, Michael Hutzler, David Laforet, Ralf Siemieniec
-
Patent number: 8554279Abstract: A boosting circuit unit supplies a boosting voltage to one terminal of a backlight. A boosting comparator compares a voltage applied to the other terminal of the backlight with a predetermined reference voltage value, and outputs a comparison result as a feedback signal reflecting the boosting voltage to the boosting circuit unit. An LED driver unit is connected to the other terminal of the backlight and supplies drive current to the backlight. An acquisition unit acquires a PWM signal, which is generated based on the content of a video signal and can be used to change the luminance of the backlight. An LPF unit outputs a time-averaged signal of the acquired PWM signal as a control signal to be supplied to the LED driver unit.Type: GrantFiled: November 12, 2008Date of Patent: October 8, 2013Assignees: Semiconductor Components Industries, LLC., Sanyo Semiconductor Co., Ltd.Inventor: Nobuyuki Otaka
-
Patent number: 8546893Abstract: N-channel power semiconductor devices in which an insulated field plate is coupled to the drift region, and immobile electrostatic charge is also present at the interface between the drift region and the insulation around the field plate. The electrostatic charge permits OFF-state voltage drop to occur near the source region, in addition to the voltage drop which occurs near the drain region (due to the presence of the field plate).Type: GrantFiled: January 11, 2011Date of Patent: October 1, 2013Inventors: Mohamed N. Darwish, Jun Zeng
-
Patent number: 8541839Abstract: A semiconductor component having differently structured cell regions, and a method for producing it. For this purpose, the semiconductor component includes a semiconductor body. A first electrode on the top side of the semiconductor body is electrically connected to a first zone near the surface of the semiconductor body. A second electrode is electrically connected to a second zone of the semiconductor body. Furthermore, the semiconductor body has a drift path region, which is arranged in the semiconductor body between the first electrode and the second electrode. A cell region of the semiconductor component is subdivided into a main cell region and an auxiliary cell region, wherein the breakdown voltage of the auxiliary cells is greater than the breakdown voltage of the main cells.Type: GrantFiled: July 18, 2008Date of Patent: September 24, 2013Assignee: Infineon Technologies Austria AGInventor: Franz Hirler
-
Patent number: 8530300Abstract: Disclosed is a method of forming a semiconductor device with drift regions of a first doping type and compensation regions of a second doping type, and a semiconductor device with drift regions of a first doping type and compensation regions of a second doping type.Type: GrantFiled: July 23, 2010Date of Patent: September 10, 2013Assignee: Infineon Technologies Austria AGInventors: Joachim Weyers, Armin Willmeroth, Anton Mauder, Franz Hirler
-
Publication number: 20130221437Abstract: The present disclosure discloses a power transistor array designed to have a very low resistance. The power transistor array includes a bottom metal layer and a top metal layer. The bottom metal layer includes a plurality of strips, each corresponding to either drain or source strips, the drain and source strips being placed in parallel and alternating with each other. Further, the top metal layer, above the bottom metal layer, includes a plurality of strips. Each strip corresponds to either drain or source strips, the drain and the source strips being placed and alternating with each other. The strips of the top metal layer are oriented at angle with respect to the strips of the bottom metal layer. Moreover, the power transistor includes a plurality of bond pads on the top metal layer, and bond wires with one end attached to the corresponding bond pad.Type: ApplicationFiled: February 29, 2012Publication date: August 29, 2013Applicant: STANDARD MICROSYSTEMS CORPORATIONInventor: Paul F. Illegems
-
Patent number: 8513736Abstract: A field-effect transistor (142) includes a lowly p-doped region 110 formed on a surface of a substrate (102), an n-doped drain region 112 and n-doped source region 114 arranged on a surface of the lowly p-doped region 110, and a device isolation insulating film 132 and device isolation insulating film 134. Here, the device isolation insulating film 132 is formed greater in film thickness than the device isolation insulating film 134; and in the n-doped source region 114, the peak concentration section having a highest dopant concentration is formed in a deeper position than in the n-doped drain region 112.Type: GrantFiled: July 19, 2012Date of Patent: August 20, 2013Assignee: Renesas Electronics CorporationInventor: Hiroki Fujii
-
Patent number: 8513730Abstract: A semiconductor component with vertical structures having a high aspect ratio and method. In one embodiment, a drift zone is arranged between a first and a second component zone. A drift control zone is arranged adjacent to the drift zone in a first direction. A dielectric layer is arranged between the drift zone and the drift control zone wherein the drift zone has a varying doping and/or a varying material composition at least in sections proceeding from the dielectric.Type: GrantFiled: January 29, 2008Date of Patent: August 20, 2013Assignee: Infineon Technologies AGInventors: Anton Mauder, Helmut Strack, Armin Willmeroth, Hans-Joachim Schulze
-
Patent number: 8513735Abstract: A structure of a power semiconductor device, in which a P-well region having a large area and a gate electrode are opposed to each other through a field oxide film having a larger thickness than that of a gate insulating film such that the P-well region having a large area and the gate electrode are not opposed to each other through the gate insulating film, or the gate electrode is not provided above the gate insulating film that includes the P-well region having a large area therebelow.Type: GrantFiled: June 30, 2009Date of Patent: August 20, 2013Assignee: Mitsubishi Electric CorporationInventors: Shuhei Nakata, Shoyu Watanabe, Kenichi Otsuka, Naruhisa Miura
-
Patent number: 8507985Abstract: According to one embodiment, a semiconductor device, includes a semiconductor layer, a first base region of a first conductivity type, a first source region of a second conductivity type, a second base region of the first conductivity type, a back gate region of the first conductivity type, a drift region of the second conductivity type, a drain region of the second conductivity type, a first insulating region, a second insulating region, a gate oxide film, a first gate electrode, a second gate electrode, a first main electrode and a second main electrode. These constituent elements are provided on the surface of the semiconductor layer. The distance between the first base region and the first insulating region is not more than 1.8 ?m. The distance between the first base region and the first insulating region is shorter than a distance between the second base region and the second insulating region.Type: GrantFiled: March 18, 2011Date of Patent: August 13, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hirofumi Hirasozu, Kimihiko Deguchi, Manji Obatake, Tomoko Matsudai
-
Patent number: 8507986Abstract: In one embodiment, the invention comprises a MOSFET comprising individual MOSFET cells. Each cell comprises a U-shaped well (P type) and two parallel sources (N type) formed within the well. A Number of source rungs (doped N) connect sources at multiple locations. Regions between two rungs comprise a body (P type). These features are formed on an N-type epitaxial layer, which is formed on an N-type substrate. A contact extends across and contacts a number of source rungs and bodies. Gate oxide and a gate contact overlie a leg of a first well and a leg of a second adjacent well, inverting the conductivity responsive to a gate voltage. A MOSFET comprises a plurality of these cells to attain a desired low channel resistance. The cell regions are formed using self-alignment techniques at several states of the fabrication process.Type: GrantFiled: January 14, 2013Date of Patent: August 13, 2013Assignee: General Electric CompanyInventors: Stephen Daley Arthur, Kevin Sean Matocha, Peter Micah Sandvik, Zachary Matthew Stum, Peter Almren Losee, James Jay McMahon
-
Patent number: 8502281Abstract: An integrated circuit and component is disclosed. In one embodiment, the component is a compensation component, configuring the compensation regions in the drift zone in V-shaped fashion in order to achieve a convergence of the space charge zones from the upper to the lower end of the compensation regions is disclosed.Type: GrantFiled: October 20, 2011Date of Patent: August 6, 2013Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Holger Kapels
-
Patent number: 8502306Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate and a first semiconductor element provided on the semiconductor substrate. The first semiconductor element includes: a first semiconductor; a second semiconductor layer; a third semiconductor layer; a first insulating layer; a first base region; a first source region; a first gate electrode; a first drift layer; a first drain region; a first source; and a first drain electrode. A concentration of an impurity element of the first conductivity type included in the first drift layer is lower than a concentration of an impurity element of the first conductivity type included in the first semiconductor layer. The concentration of the impurity element of the first conductivity type included in the first drift layer is higher than a concentration of an impurity element of the first conductivity type included in the second semiconductor layer.Type: GrantFiled: March 19, 2012Date of Patent: August 6, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kazuaki Yamaura
-
Publication number: 20130181247Abstract: A semiconductor component includes at least one optoelectronic semiconductor chip and a connecting carrier having a connecting surface on which the semiconductor chip is disposed. A reflective coating and a limiting structure are formed on the connecting carrier. The limiting structure at least partially encloses the semiconductor chip in the lateral direction, and the reflective coating at least partially extends in the lateral direction between a side surface of the semiconductor chip and the limiting structure.Type: ApplicationFiled: July 1, 2011Publication date: July 18, 2013Applicant: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Simon Jerebic, Erik Heinemann, Christian Gaertner, Ales Markytan
-
Patent number: 8487377Abstract: A MOSFET layout is disclosed. The MOSFET comprises a drain region, a gate region, a source region and a body region. The gate region is disposed outside the drain region and adjacent to the drain region. The source region has a plurality of source sections, which are disposed outside of the gate region and adjacent to the gate region. Each of two adjacent source sections has a source blank zone there between. The body region has at least two body portions, which are disposed at the source blank zones and adjacent to the gate region.Type: GrantFiled: April 25, 2011Date of Patent: July 16, 2013Assignee: Green Solution Technology Co., Ltd.Inventors: Chung-Che Yu, Kuo-Wei Peng, Li-Min Lee
-
Patent number: 8482065Abstract: According to an exemplary embodiment, a MOS transistor, such as an LDMOS transistor, includes a gate having a first side situated immediately adjacent to at least one source region and at least one body tie region. The MOS transistor further includes a drain region spaced apart from a second side of the gate. The MOS transistor further includes a body region in contact with the at least one body tie region, where the at least one body tie region is electrically connected to the at least one source region. The MOS transistor further includes a lightly doped region separating the drain region from the second side of the gate. The lightly doped region can isolate the body region from an underlying substrate.Type: GrantFiled: November 25, 2008Date of Patent: July 9, 2013Assignee: Newport Fab, LLCInventor: Zachary K. Lee
-
Patent number: 8482058Abstract: In a high frequency amplifying MOSFET having a drain offset region, the size is reduced and the on-resistance is decreased by providing conductor plugs 13 (P1) for leading out electrodes on a source region 10, a drain region 9 and leach-through layers 3 (4), to which a first layer wirings 11a, 11d (M1) are connected and, further, backing second layer wirings 12a to 12d are connected on the conductor plugs 13 (P1) to the first layer wirings 11s, 11d (M1).Type: GrantFiled: June 1, 2012Date of Patent: July 9, 2013Assignee: Renesas Electronics CorporationInventors: Yutaka Hoshino, Shuji Ikeda, Isao Yoshida, Shiro Kamohara, Megumi Kawakami, Tomoyuki Miyake, Masatoshi Morikawa
-
Patent number: 8482064Abstract: A termination for silicon superjunction VDMOSFET comprises heavily doped N-type silicon substrate which also works as drain region; drain metal is disposed on the back surface of the heavily doped N-type silicon substrate; an N-type silicon epitaxial layer is disposed on the heavily doped N-type silicon substrate; P-type silicon columns and N-type silicon columns are formed in the N-type silicon epitaxial layer, alternately arranged; a continuous silicon oxide layer is disposed on a part of silicon surface in the termination; structures that block the drift of mobile ions (several discontinuous silicon oxide layers arranged at intervals) are disposed on the other part of silicon surface in the termination. The structures that block the drift of mobile ions disposed in the termination region are able to effectively prevent movement of the mobile ions and improve the capability of the power device against the contamination induced by the mobile ions.Type: GrantFiled: June 11, 2012Date of Patent: July 9, 2013Assignee: Suzhou Poweron IC Design Co., Ltd.Inventors: Yangbo Yi, Haisong Li, Qin Wang, Ping Tao, Lixin Zhang
-
Patent number: 8482066Abstract: A semiconductor device and a manufacturing method for the same are provided. The semiconductor device comprises a first doped region, a second doped region, a dielectric structure and a gate structure. The first doped region has a first type conductivity. The second doped region has a second type conductivity opposite to the first type conductivity and is adjacent to the first doped region. The dielectric structure comprises a first dielectric portion and a second dielectric portion separated from each other. The dielectric structure is formed on the first doped region. The gate structure is on a part of the first doped region or second doped region adjacent to the first dielectric portion.Type: GrantFiled: September 2, 2011Date of Patent: July 9, 2013Assignee: Macronix International Co., Ltd.Inventors: Chien-Wen Chu, Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 8476698Abstract: A superjunction device and methods for layout design and fabrication of a superjunction device are disclosed. A layout of active cell column structures can be configured so that a charge due to first conductivity type dopants balances out charge due to second conductivity type dopants in a doped layer in an active cell region. A layout of end portions of the active cell column structures proximate termination column structures can be configured so that a charge due to the first conductivity type dopants in the end portions and a charge due to the first conductivity type dopants in the termination column structures balances out charge due to the second conductivity type dopants in a portion of the doped layer between the termination column structures and the end portions.Type: GrantFiled: February 19, 2010Date of Patent: July 2, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Lingpeng Guan, Anup Bhalla, Tinggang Zhu, Madhur Bobde
-
Patent number: 8466513Abstract: In one embodiment, a vertical insulated-gate field effect transistor includes a feature embedded within a control electrode. The feature is placed within the control electrode to induce stress within predetermined regions of the transistor.Type: GrantFiled: June 13, 2011Date of Patent: June 18, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gordon M. Grivna, Zia Hossain, Kirk K. Huang, Balaji Padmanabhan, Francine Y. Robb, Prasad Venkatraman
-
Patent number: 8461648Abstract: A semiconductor component with a drift region and a drift control region. One embodiment includes a semiconductor body having a drift region of a first conduction type in the semiconductor body. A drift control region composed of a semiconductor material, which is arranged, at least in sections, is adjacent to the drift region in the semiconductor body. An accumulation dielectric is arranged between the drift region and the drift control region.Type: GrantFiled: July 27, 2006Date of Patent: June 11, 2013Assignee: Infineon Technologies Austria AGInventors: Frank Pfirsch, Anton Mauder, Armin Willmeroth, Hans-Joachim Schulze, Stefan Sedlmaier, Markus Zundel, Franz Hirler, Arunjai Mittal
-
Patent number: 8455318Abstract: An embodiment of a process for manufacturing a power semiconductor device envisages the steps of: providing a body of semiconductor material having a top surface and having a first conductivity; forming columnar regions having a second type of conductivity within the body of semiconductor material, and surface extensions of the columnar regions above the top surface; and forming doped regions having the second type of conductivity, in the proximity of the top surface and in contact with the columnar regions. The doped regions are formed at least partially within the surface extensions of the columnar regions; the surface extensions and the doped regions have a non-planar surface pattern, in particular with a substantially V-shaped groove.Type: GrantFiled: April 21, 2006Date of Patent: June 4, 2013Assignee: STMicroelectronics S.r.l.Inventors: Alfio Guarnera, Mario Giuseppe Saggio, Ferruccio Frisina
-
Patent number: 8436423Abstract: A backside-illuminated image sensor is disclosed having improved quantum efficiency (QE) in the near infrared wavelengths (NIR: 750-1100 nm) with minimal optical interference fringes produced by multiple reflected rays within the photosensitive Si region of the sensor, which may be a charge-coupled device, a complementary metal oxide sensor or an electron-multiplication sensor. The invention comprises a fringe suppression layer applied to the backside surface of the photosensitive Si region of a detector (Si substrate) whereby the fringe suppression layer functions in concert with the Si substrate to reduce the occurrence of interference fringes in the NIR while maintaining a high QE over a broad range of wavelengths (300-1100 nm). The combination of a fringe suppression layer applied to a Si substrate provides a new class of back illuminated solid state detectors for imaging.Type: GrantFiled: January 20, 2011Date of Patent: May 7, 2013Assignee: Roper Scientific, Inc.Inventors: William Edward Asher, Michael Alan Case, Jason McClure
-
Patent number: 8421185Abstract: A parasitic vertical PNP device in one type of BiCMOS process with shallow trench isolation (STI) comprises a collector formed by a p type impurity ion implantation layer inside active area, the bottom of collector connects to a p type buried layer, the p type pseudo buried layer is formed in bottom of shallow trench at both sides of collector active region through ion implantation, deep contacts through field oxide to connect pseudo buried layers and to pick up the collector; a base, formed by n type impurity ion implantation layer which sits on top of above stated collector; an emitter, a p type epitaxy layer lies above base and is connected out directly by a metal contact. Part of the p type epitaxy layer is converted into n type, which serves as connection path of base. Present invented PNP can be used as output device of BiCMOS high frequency circuit. It has a small device area and conduction resistance.Type: GrantFiled: December 25, 2010Date of Patent: April 16, 2013Assignee: Shanghai Hua Hong NEC Electronics Company, LimitedInventors: Tzuyin Chiu, TungYuan Chu, Wensheng Qian, YungChieh Fan, Donghua Liu, Jun Hu
-
Patent number: 8410552Abstract: Provided is an epitaxial substrate capable of achieving a semiconductor device that has excellent schottky contact characteristics as well as satisfactory device characteristics. On a base substrate, a channel layer formed of a first group III nitride that contains at least Al and Ga and has a composition of Inx1Aly1Gaz1N (x1+y1+z1=1) is formed. On the channel layer, a barrier layer formed of a second group III nitride that contains at least In and Al and has a composition of Inx2Aly2Gaz2N (x2+y2+z2=1) is formed such that an In composition ratio of a near-surface portion is smaller than an In composition ratio of a portion other than the near-surface portion.Type: GrantFiled: August 13, 2010Date of Patent: April 2, 2013Assignee: NGK Insulators, Ltd.Inventors: Makoto Miyoshi, Yoshitaka Kuraoka, Shigeaki Sumiya, Mikiya Ichimura, Tomohiko Sugiyama, Mitsuhiro Tanaka
-
Publication number: 20130069158Abstract: A power semiconductor device includes a high resistance epitaxial layer having a first pillar region and a second pillar region as a drift layer. The first pillar region includes a plurality of first pillars of the first conductivity type and a plurality of second pillars of the second conductivity type disposed alternately along a first direction. The second pillar region is adjacent to the first pillar region along the first direction. The second pillar region includes a third pillar and a fourth pillar of a conductivity type opposite to a conductivity type of the third pillar. A net quantity of impurities in the third pillar is less than a net quantity of impurities in each of the plurality of first pillars. A net quantity of impurities in the fourth pillar is less than the net quantity of impurities in the third pillar.Type: ApplicationFiled: March 20, 2012Publication date: March 21, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Hiroshi OHTA, Yasuto Sumi, Kiyoshi Kimura, Junji Suzuki, Hiroyuki Irifune, Wataru Saito
-
Patent number: 8378420Abstract: A vertical trench LDMOS transistor includes a semiconductor layer of a first conductivity type; a first trench formed in the semiconductor layer and filled with a trench dielectric and a trench gate is formed in the first trench; a body region of a second conductivity type formed in the semiconductor layer adjacent the first trench; a source region formed in the body region and adjacent the first trench; a planar gate insulated from the semiconductor layer by a second gate dielectric layer and overlying the body region; and a drain drift region formed in the semiconductor layer. The planar gate forms a lateral channel in the body region between the source region and the drain drift region, and the trench gate in the first trench forms a vertical channel in the body region along the sidewall of the first trench between the source region and the semiconductor layer.Type: GrantFiled: April 5, 2012Date of Patent: February 19, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventor: Shekar Mallikarjunaswamy
-
Patent number: 8372716Abstract: In one embodiment, a semiconductor device is formed having vertical localized charge-compensated trenches, trench control regions, and sub-surface doped layers. The vertical localized charge-compensated trenches include at least a pair of opposite conductivity type semiconductor layers. The trench control regions are configured to provide a generally vertical channel region electrically coupling source regions to the sub-surface doped layers. The sub-surface doped layers are further configured to electrically connect the drain-end of the channel to the vertical localized charge compensation trenches. Body regions are configured to isolate the sub-surface doped layers from the surface of the device.Type: GrantFiled: May 2, 2011Date of Patent: February 12, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gary H. Loechelt, Peter J. Zdebel
-
Patent number: 8354694Abstract: A p-type field effect transistor (PFET) having a compressively stressed channel and an n-type field effect transistor (NFET) having a tensilely stressed channel are formed. In one embodiment, a silicon-germanium alloy is employed as a device layer, and the source and drain regions of the PFET are formed employing embedded germanium-containing regions, and source and drain regions of the NFET are formed employing embedded silicon-containing regions. In another embodiment, a germanium layer is employed as a device layer, and the source and drain regions of the PFET are formed by implanting a Group IIIA element having an atomic radius greater than the atomic radius of germanium into portions of the germanium layer, and source and drain regions of the NFET are formed employing embedded silicon-germanium alloy regions. The compressive stress and the tensile stress enhance the mobility of charge carriers in the PFET and the NFET, respectively.Type: GrantFiled: August 13, 2010Date of Patent: January 15, 2013Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Jee H. Kim, Siegfried L. Maurer, Alexander Reznicek, Devendra K. Sadana
-
Patent number: 8354716Abstract: A semiconductor device for use in a relatively high voltage application that comprises a substrate, a first n-type well region in the substrate to serve as a high voltage n-well (HVNW) for the semiconductor device, a pair of second n-type well regions in the first n-type well region, a p-type region in the first n-type well region between the second n-type well regions, a pair of conductive regions on the substrate between the second n-type well regions, and a number of n-type regions to serve as n-type buried layers (NBLs) for the semiconductor device, wherein the NBLs are located below the first n-type region and dispersed in the substrate.Type: GrantFiled: July 2, 2010Date of Patent: January 15, 2013Assignee: Macronix International Co., Ltd.Inventors: Hsueh I Huang, Ming-Tung Lee, Shyi-Yuan Wu
-
Patent number: 8354715Abstract: According to the embodiments, a semiconductor device using SiC and having a high breakdown voltage, a low on-resistance, and excellent reliability is provided.Type: GrantFiled: September 1, 2010Date of Patent: January 15, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Kono, Takashi Shinohe
-
Patent number: 8354711Abstract: Improved MOSFET structures and processes, where multiple polysilicon embedded regions are introduced into the n+ source contact area. A top poly Field Plate is used to shield the electric field from penetrating into the channel, so that a very short channel can be used without jeopardizing the device drain-source leakage current. A bottom poly Field Plate is used to modulate the electric field distribution in the drift region such that a more uniform field distribution can be obtained.Type: GrantFiled: January 11, 2010Date of Patent: January 15, 2013Assignee: MaxPower Semiconductor, Inc.Inventors: Jun Zeng, Mohamed N. Darwish, Richard A Blanchard
-
Patent number: 8350325Abstract: A problem associated with n-channel power MOSFETs and the like that the following is caused even by relatively slight fluctuation in various process parameters is solved: source-drain breakdown voltage is reduced by breakdown at an end of a p-type body region in proximity to a portion in the vicinity of an annular intermediate region between an active cell region and a chip peripheral portion, arising from electric field concentration in that area. To solve this problem, the following measure is taken in a power semiconductor device having a superjunction structure in the respective drift regions of a first conductivity type of an active cell region, a chip peripheral region, and an intermediate region located therebetween: the width of at least one of column regions of a second conductivity type comprising the superjunction structure in the intermediate region is made larger than the width of the other regions.Type: GrantFiled: May 11, 2011Date of Patent: January 8, 2013Assignee: Renesas Electronics CorporationInventors: Tomohiro Tamaki, Yoshito Nakazawa
-
Patent number: RE44547Abstract: In one embodiment, a semiconductor device is formed in a body of semiconductor material. The semiconductor device includes a charge compensating trench formed in proximity to active portions of the device. The charge compensating trench includes a trench filled with various layers of semiconductor material including opposite conductivity type layers.Type: GrantFiled: October 24, 2012Date of Patent: October 22, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gary H. Loechelt, John M. Parsey, Peter J. Zdebel, Gordon M. Grivna