Including Means To Eliminate Island Edge Effects (e.g., Insulating Filling Between Islands, Or Ions In Island Edges) Patents (Class 257/354)
-
Patent number: 6420759Abstract: There is provided a semiconductor device having a new structure which allows a high reliability and a high field effect mobility to be realized in the same time. In an insulated gate transistor having an SOI structure utilizing a mono-crystal semiconductor thin film on an insulating layer, pinning regions are formed at edge portions of a channel forming region. The pinning regions suppress a depletion layer from spreading from the drain side and prevent a short-channel effect. In the same time, they also function as a path for drawing out minority carriers generated by impact ionization to the outside and prevent a substrate floating effect from occurring.Type: GrantFiled: December 28, 2000Date of Patent: July 16, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Fukunaga
-
Patent number: 6417543Abstract: The invention is concerned with the fabrication of a MIS semiconductor device of high reliability by using a low-temperature process. Disclosed is a method of fabricating a MIS semiconductor device, wherein doped regions are selectively formed in a semiconductor substrate or a semiconductor thin film, provisions are then made so that laser or equivalent high-intensity light is radiated also onto the boundaries between the doped regions and their adjacent active region, and the laser or equivalent high-intensity light is radiated from above to accomplish activation.Type: GrantFiled: August 18, 2000Date of Patent: July 9, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuhiko Takemura
-
Patent number: 6414354Abstract: An SOI layer is thickened. A channel region formed in the SOI layer has an impurity concentration profile having a single peak. The peak position is set to the depth of the interface between the SOI layer and a buried insulating layer, or set to a position deeper than that. Provision is made for improving radiation resistance and setting threshold voltage to a desirable voltage.Type: GrantFiled: May 5, 1999Date of Patent: July 2, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yuuichi Hirano
-
Patent number: 6410960Abstract: A hybrid (composite) integrated circuit element comprises a substrate, a thin film type integrated circuit formed on a substrate through a thin film process, and a lamination type passive circuit element such as a capacitor, inductor, resitance and a combination thereof formed on the integrated circuit. During the firing of passive circuit element in a hydrogen atmosphere, the semiconductor layer which constitutes the integrated circuit is also heat annealed. Various substrates can be used as the substrate, for example, quartz, ceramic and a cheap semiconductor substrate which has not been treated with a mirror-grinding by the use of a glass layer.Type: GrantFiled: January 7, 1999Date of Patent: June 25, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Michio Arai, Yukio Yamauchi, Naoya Sakamoto, Katsuto Nagano
-
Patent number: 6407432Abstract: A small sized semiconductor device having a high insulating performance between a primary side circuit and a secondary side circuit is realized. A circuit region 2, plural first and second terminal electrodes 5 connected to the circuit region 3, and an insulation-separation region 4 for separating electrically the first terminal electrodes from the second terminal electrodes, and for transmitting signals between the first and the second terminal electrodes are formed onto a semiconductor chip 1, and the insulation-separation region 4 is provided between the first and second terminal electrodes. The interval between the first and the second terminal electrodes on the same semiconductor chip can be separated with high insulating performance.Type: GrantFiled: December 29, 1999Date of Patent: June 18, 2002Assignee: Hitachi, Ltd.Inventors: Minehiro Nemoto, Yasuyuki Kojima, Nobuyasu Kanekawa, Seigou Yukutake, Katsuhiro Furukawa
-
Patent number: 6384466Abstract: A multiple dielectric device and its method of manufacture overlaying a semiconductor material, comprising a substrate, an opening relative to the substrate, the opening having an aspect ratio greater than about two, a first dielectric layer in the opening, wherein a portion of the opening not filled with the first dielectric layer has an aspect ratio of not greater than about two, and a second dielectric layer over said first dielectric layer. The deposition rates of the first and second dielectric layers may be achieved through changes in process settings, such as temperature, reactor chamber pressure, dopant concentration, flow rate, and a spacing between the shower head and the assembly. The dielectric layer of present invention provides a first layer dielectric having a low deposition rate as a first step, and an efficiently formed second dielectric layer as a second completing step.Type: GrantFiled: August 27, 1998Date of Patent: May 7, 2002Assignee: Micron Technology, Inc.Inventor: Chris W. Hill
-
Patent number: 6380589Abstract: A tunneling junction transistor (TJT) SRAM cell device formed on a semiconductor-on-insulator (SOI) substrate with a buried oxide (BOX) layer disposed thereon and an active layer disposed on the BOX layer having active regions defined by isolation trenches. The SOI TJT SRAM cell device includes a first gate and a second gate stacked over one of the active regions. The first gate defines a channel interposed between a source and a drain formed within one of the active regions. The second gate includes a plurality of thin nitride layer interposed between an undoped region and the first gate electrode, a side gate electrode, and a polysilicon layer. The plurality of thin nitride layers form tunneling junctions between the electrodes. The SOI TJT SRAM cell device is electrically coupled respectively to a first and a second node; and a contact plug adjacent and in electrical contact with at least one of the source and the drain.Type: GrantFiled: January 30, 2001Date of Patent: April 30, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Zoran Krivokapic
-
Patent number: 6372599Abstract: The invention provides a semiconductor device having the trench-shaped isolator is provided with a portion which is adjacent to the semiconductor element region, of which the width is continuously decreased in the downward direction, and of which the surface is planarized near the semiconductor element region, for relaxing the stress in the silicon layer and being flat the surface of the trench-shaped insulator, and method of manufacturing the same.Type: GrantFiled: August 10, 1999Date of Patent: April 16, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shoichi Miyamoto, Toshiaki Iwamatsu, Takashi Ipposhi
-
Patent number: 6365934Abstract: The present invention is an apparatus and method for eliminating parasitic bipolar transistor action in a Silicon on Insulator (SOI) Metal Oxide Semiconductor (MOS) device. In accordance with the invention a SOI electronic device and an active discharging device coupled to said SOI electronic device is provided to deactivate the parasitic bipolar transistor. The parasitic bipolar transistor action is deactivated by controlling the conduction of an active discharging device, said active discharging device being coupled to said SOI device.Type: GrantFiled: January 29, 1999Date of Patent: April 2, 2002Assignee: International Business Machines CorporationInventors: Salvatore N. Storino, Andrew Douglas Davies
-
Patent number: 6365935Abstract: There is disclosed a method of fabricating a semiconductor device having excellent characteristics. The device comprises a substrate having an insulating surface. A hydrogen-rich region is formed inside the substrate by ion doping. Thermal processing is performed at 300 to 450° C. to thermally diffuse hydrogen ions. Thus, dangling bonds and defect levels in an active layer are compensated. Since the hydrogenation from inside the semiconductor device is enabled in this way, hydrogen termination can be performed at a high efficiency.Type: GrantFiled: April 30, 1999Date of Patent: April 2, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Takeshi Fukunaga
-
Patent number: 6359312Abstract: Disclosed is a semiconductor device including a SOI substrate having a SOI layer, in which a structure made from a semiconductor device is buried; a thick oxide film formed on the structure by selectively oxidizing the structure using as a mask an oxidation preventive film formed both on the SOI layer and on a region in which a contact reaching the structure is to be formed; an interlayer dielectric film formed on the structure, the SOI layer and the thick oxide film; and a plurality of connection holes formed in the interlayer dielectric film and including at least a connection hole positioned on the region in which the contact is to be formed. With this semiconductor device, a contact reaching a back gate electrode can be formed without increasing an aspect ratio of the contact even when a thick oxide film is grown on the back gate electrode in the filed area by selectively oxidizing the back gate electrode in the field area.Type: GrantFiled: August 3, 2000Date of Patent: March 19, 2002Assignee: Sony CorporationInventor: Hiroshi Komatsu
-
Publication number: 20020027246Abstract: In an isolation region of an SOI substrate (1), an STI (10) is formed in a silicon layer (4). In an end portion of the isolation region, a p+-type impurity diffusion region (11) is selectively formed, being buried in part of an upper surface of the STI (10), in an upper surface of the silicon layer (4). In an element formation region of the SOI substrate (1), a body region (15) which is in contact with a side surface of the impurity diffusion region (11) is formed in the silicon layer (4). A tungsten plug (14) is in contact with the impurity diffusion region (11) with a barrier film (13) interposed therebetween, and in contact with part of an upper surface of a gate electrode (9) and a side surface thereof with the barrier film (13) interposed therebetween. With this structure obtained is a semiconductor device which makes it possible to avoid or suppress generation of an area penalty which is generated when a gate-body contact region is formed inside the silicon layer in an SOI-DTMOSFET.Type: ApplicationFiled: January 8, 2001Publication date: March 7, 2002Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Tatsuya Kunikiyo
-
Publication number: 20020024052Abstract: A substrate has first and second edges disposed in parallel and a principal surface connecting the first and second edges. An active layer is formed on the principal surface. A ridge-like region is disposed on the active layer along a path interconnecting a point on the first edge and a point on the second edge. The ridge-like region is made of semiconductor material having a refraction index smaller than a refraction index of the active layer, and defines a waveguide. The path is disposed along the principal surface and includes a first region on the side of the first edge and a second region on the side of the second edge. A first angle is taken between a normal to the first edge directing toward the principal surface and the first region. A second angle smaller than the first angle is taken between a normal to the second edge directing toward the principal surface and the second region. Electrodes inject current in a region of the active layer along the path.Type: ApplicationFiled: August 27, 2001Publication date: February 28, 2002Applicant: Stanley Electric Co., LtdInventors: J. H. Liang, Yoshihiro Ogawa, Ken Sasakura, Tsuyoshi Maruyama
-
Publication number: 20020020874Abstract: A device for protecting a structure of SOI type including several insulated cells, each cell being formed of a portion of a semiconductor substrate of a first conductivity type having its bottom and its lateral walls delimited by an insulating area. A protective cell includes a first semiconductor region of the second conductivity type connected to a reference potential and several second regions of the second conductivity type separated from one another and from the first region. The substrate portion of each of the cells other than the protective cell is connected to one of the second regions.Type: ApplicationFiled: December 20, 2000Publication date: February 21, 2002Inventor: Sophie Gimonet
-
Patent number: 6339244Abstract: A silicon on insulator (SOI) semiconductor device is provided having a semiconductor substrate with an inverted region, an insulator, and a silicon island. The device combines the inverted region with channel doping to fully deplete the silicon island of majority carriers when the device is in the off state and both of its junctions are at ground.Type: GrantFiled: February 22, 2000Date of Patent: January 15, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Zoran Krivokapic
-
Patent number: 6326665Abstract: A semiconductor device and a method for fabricating the same are disclosed that reduce short channel effects to improve device characteristics. The semiconductor device includes a gate insulating film formed on a semiconductor substrate, a gate electrode formed on the gate insulating film and a lightly doped region formed in the semiconductor substrate at both sides of the gate electrode. A sidewall insulating film is formed at both sides of the gate electrode and a heavily doped impurity region is formed in the semiconductor substrate extending from the sidewall insulating film. Further, an insulating film is formed at sides of the heavily doped impurity region. The insulating film prevents impurity ions from the heavily doped impurity region from diffusing into the channel region of the device.Type: GrantFiled: May 15, 2000Date of Patent: December 4, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Sung Kye Park, Eun Jeong Shin
-
Publication number: 20010045601Abstract: An SOI layer is formed on a silicon substrate with a buried insulating layer therebetween. An SOI-MOSFET is formed including a drain region and a source region that are formed to define a channel formation region at the SOI layer and including a gate electrode layer opposite to the channel formation region with an insulating layer therebetween. An FS isolation structure is formed to have an FS plate opposite to a region of the SOI layer in the vicinity of the edge portion of the drain region and the source region, and to electrically isolate the SOI-MOSFET from other elements by applying a prescribed potential to the FS plate to fix the potential of the region of the SOI layer opposite to the FS plate. The channel formation region includes two edge portions on both sides and a central portion between the edge portions in a direction of a channel width, and a channel length at the edge of a prescribed region is smaller than a channel length at the central portion.Type: ApplicationFiled: October 9, 1998Publication date: November 29, 2001Inventors: SHIGENOBU MAEDA, YASUO YAMAGUCHI, TOSHIAKI IWAMATSU
-
Patent number: 6323522Abstract: A SOI field effect transistor structure providing ESD protection. The structure has a source, a drain, a body, and a gate. The gate is formed from a thick oxide layer and a metal contact. The gate is formed during the BEOL process. The transistor may be a p-type transistor or an n-type transistor. The transistor may have its drain tied to either the gate, the body, or both the gate and body. When used as a protection device, the drain is tied to a signal pad and the source is tied to a potential reference.Type: GrantFiled: January 8, 1999Date of Patent: November 27, 2001Assignee: International Business Machines CorporationInventors: Michael J. Hargrove, Mario M. Pelella, Steven H. Voldman
-
Patent number: 6323539Abstract: A high voltage integrated circuit is provided that includes a first region of first conductivity type; a second region of second conductivity type formed in a first major surface of the first region; a third region of first conductivity type formed in a selected area of a surface of the second region; first source region and first drain region of the first conductivity type formed in the second region, apart from the third region; a first gate electrode formed on a surface of the second region between the first source region and first drain region, through an insulating film; second source region and second drain region of second conductivity type formed in a surface of the third region; and a second gate electrode formed on a surface of the third region between the second source region and the second drain region, through an insulating film.Type: GrantFiled: August 16, 2000Date of Patent: November 27, 2001Assignee: Fuji Electric Co., Ltd.Inventors: Tatsuhiko Fujihira, Yukio Yano, Shigeyuki Obinata, Naoki Kumagai
-
Patent number: 6320203Abstract: A method of forming a MOS device using doped and activated n-type and p-type polysilicon layers wherein a first doped and activated polysilicon layer (either n-type and p-type) is patterned on a substrate. An isolation material layer is formed abutting the first doped and activated polysilicon layer in the corners formed at the junction between the first doped and activated polysilicon layer and the substrate. A second doped and activated polysilicon layer (either n-type or p-type) is applied over the first doped and activated polysilicon layer and the isolation material layer. The second doped and activated polysilicon layer is planarized to the height of the first doped and activated polysilicon layer. The first and second doped and activated polysilicon layers are etched to substantially bifurcate the first and second doped and activated polysilicon layers. Further processing steps known in the art are utilized to complete the MOS device.Type: GrantFiled: February 12, 1999Date of Patent: November 20, 2001Assignee: Micron Technology, Inc.Inventor: Salman Akram
-
Publication number: 20010033002Abstract: A method of fabricating a defect induced buried oxide (DIBOX) region in a semiconductor substrate utilizing an oxygen ion implantation step to create a stable defect region; a low energy implantation step to create an amorphous layer adjacent to the stable defect region, wherein the low energy implantation steps uses at least one ion other than oxygen; oxidation and, optionally, annealing, is provided. Silicon-on-insulator (SOI) materials comprising a semiconductor substrate having a DIBOX region in patterned or unpatterned forms is also provided herein.Type: ApplicationFiled: May 21, 2001Publication date: October 25, 2001Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Maurice H. Norcott, Devendra K. Sadana
-
Patent number: 6307237Abstract: A semiconductor device is disclosed that eliminates at least one of the channel/dielectric interfaces along the side walls of an SOI/SOS transistor channel, but does not require the use of a dedicated body tie contact. Because a dedicated body contact is not required, the packing density of the device may be significantly improved over conventional T-gate and H-gate configurations. The present invention may also reduce the overall gate area, which may increase both the speed and overall yield of the device.Type: GrantFiled: December 28, 1999Date of Patent: October 23, 2001Assignee: Honeywell International Inc.Inventor: David Owen Erstad
-
Patent number: 6288412Abstract: A method of manufacturing a polycrystalline silicon film having a particular field effect mobility is disclosed. A first polycrystalline silicon film is formed on a transparent insulation substrate. The surface of the silicon film is oxidized, and an amorphous silicon film is formed on the first polycrystalline silicon film and oxide layer. The amorphous silicon film is subjected to a solid phase growth process to be converted to a second polycrystalline silicon film. The field effect mobility of the second polycrystalline silicon film can be adjusted to a desired value by controlling the relative thicknesses of the first and second polycrystalline silicon films.Type: GrantFiled: November 19, 1997Date of Patent: September 11, 2001Assignee: Sanyo Electric Co., Ltd.Inventors: Hiroki Hamada, Kiichi Hirano, Nobuhiro Gouda, Hisashi Abe, Eiji Taguchi, Nobuhiko Oda, Yoshihiro Morimoto
-
Publication number: 20010019155Abstract: The present invention relates to a method of manufacturing a semiconductor device for forming an insulated gate field effect transistor in a completely isolated SOI layer, and has for its object to prevent depletion or inversion surely by introducing impurities of sufficiently high concentration into an SOI layer adjacent to an isolating film filled up between element regions of the SOI layer and a backing insulating layer and to aim at flattening of the SOI substrate surface, and further, includes the steps of implanting impurity ions into a semiconductor layer from an oblique direction so as to reach the semiconductor layer under an oxidation-preventive mask using the oxidation-preventive mask as a mask for ion implantation, heating the semiconductor layer in an oxidizing atmosphere with the oxidation-preventive mask so as to form a local oxide film to isolate the semiconductor layer, and also forming a impurity region with impurities implanted into the semiconductor layer in a region adjacent to the localType: ApplicationFiled: June 16, 1998Publication date: September 6, 2001Inventors: SUGURU WARASHINA, OSAMU TSUBOI
-
Publication number: 20010015441Abstract: To provide a TFT that can operate at a high speed by forming a crystalline semiconductor film while controlling the position and the size of a crystal grain in the film to use the crystalline semiconductor film for a channel forming region of the TFT. Instead of a metal or a highly heat conductive insulating film, only a conventional insulating film is used as a base film to introduce a temperature gradient. A level difference of the base insulating film is provided in a desired location to generate the temperature distribution in the semiconductor film in accordance with the arrangement of the level difference. The starting point and the direction of lateral growth are controlled utilizing the temperature distribution.Type: ApplicationFiled: December 11, 2000Publication date: August 23, 2001Inventors: Ritsuko Kawasaki, Kenji Kasahara, Hisashi Ohtani
-
Patent number: 6274907Abstract: On a SIMOX substrate having a plurality of STI layers and first conductivity type semiconductor layers disposed in the row direction, a stacked-layer structure SS is formed on a gate dielectric film formed on the first conductivity type semiconductor layer, the structure SS being made of a first polysilicon film, a second gate dielectric film and a second polysilicon film. Second conductivity type source and drain regions are formed in the first conductivity type semiconductor layer on both sides of the structure SS. In a plurality of source regions adjacent in the column direction between the stacked-layer structures SS, a common source line CSL is formed which is made of second conductivity type source region connecting semiconductor regions, source regions and conductive films formed on these semiconductor and source regions.Type: GrantFiled: December 6, 1999Date of Patent: August 14, 2001Assignee: Fujitsu LimitedInventor: Shinichi Nakagawa
-
Publication number: 20010011750Abstract: There is provided a semiconductor device having a new structure which allows a high reliability and a high field effect mobility to be realized in the same time. In an insulated gate transistor having an SOI structure utilizing a mono-crystal semiconductor thin film on an insulating layer, pinning regions are formed at edge portions of a channel forming region. The pinning regions suppress a depletion layer from spreading from the drain side and prevent a short-channel effect. In the same time, they also function as a path for drawing out minority carriers generated by impact ionization to the outside and prevent a substrate floating effect from occurring.Type: ApplicationFiled: December 28, 2000Publication date: August 9, 2001Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Fukunaga
-
Patent number: 6268630Abstract: A silicon-on-insulator (SOI) field-effect transistor (FET) and a method for making the same are disclosed. The SOI FET is characterized by a source which extends only partially (e.g. about half-way) through the active layer wherein the transistor is formed. Additionally, a minimal-area body tie contact is provided with a short-circuit electrical connection to the source for reducing floating body effects. The body tie contact improves the electrical characteristics of the transistor and also provides an improved single-event-upset (SEU) radiation hardness of the device for terrestrial and space applications. The SOI FET also provides an improvement in total-dose radiation hardness as compared to conventional SOI transistors fabricated without a specially prepared hardened buried oxide layer. Complementary n-channel and p-channel SOI FETs can be fabricated according to the present invention to form integrated circuits (ICs) for commercial and military applications.Type: GrantFiled: March 16, 1999Date of Patent: July 31, 2001Assignee: Sandia CorporationInventors: James R. Schwank, Marty R. Shaneyfelt, Bruce L. Draper, Paul E. Dodd
-
Patent number: 6259137Abstract: A method of fabricating a defect induced buried oxide (DIBOX) region in a semiconductor substrate utilizing a first low energy implantation step to create a stable defect region; a second low energy implantation step to create an amorphous layer adjacent to the stable defect region; oxidation and, optionally, annealing, is provided. Silicon-on-insulator (SOI) materials comprising said semiconductor substrate having said DIBOX is also provided herein.Type: GrantFiled: March 9, 1999Date of Patent: July 10, 2001Assignee: International Business Machines Corp.Inventors: Devendra Kumar Sadana, Joel P. de Souza
-
Patent number: 6258641Abstract: Methods are described to prevent the inherent latchup problem of CMOS transistors in the sub-quarter micron range. Latchup is avoided by eliminating the low resistance between the Vdd and Vss power rails caused by the latchup of parasitic and complementary bipolar transistor structure that are present in CMOS devices. These goals have been achieved without the use of guard rings by using a deep n-well to disconnect the pnp collector to npn base connection of two parasitic bipolar transistors, and by using a buried p-well to disconnect the npn collector to pnp base connection of those same two parasitic transistors. Further, the deep n-well is shorted to a supply voltage Vdd, and the buried p-well is shorted to a reference voltage Vss via both the P substrate and a P+ ground tab. The proposed methods do not require additional mask or processes.Type: GrantFiled: February 5, 1999Date of Patent: July 10, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shyh Chyi Wong, Mong-Song Liang
-
Patent number: 6259115Abstract: A method is provided for inserting dummy conductive channels along with the interconnected conductive channels. The dummy channels have an approximately even metal weight distribution to provide better plating uniformity, minimize CMP dishing, improve process heating uniformity, improve spin-on process properties, and increase etch and lithography uniformity.Type: GrantFiled: March 4, 1999Date of Patent: July 10, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Lu You, Simon S. Chan, Kai Yang
-
Patent number: 6225665Abstract: In a region on the left hand of FIG. 1 with respect to the gate electrode (107), a first source region (103a), a body-potential drawing region (105) and a second source region (103b) are formed in this order along the vertical direction of this figure. The first and second source regions (103a, 103b) are of n+ type, and the body-potential drawing region (105) is of p+ type. In a thin-film transistor (100), the body-potential drawing region (105) can draw and fix a body potential.Type: GrantFiled: July 1, 1999Date of Patent: May 1, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yuuichi Hirano
-
Patent number: 6225667Abstract: A silicon on insulator (SOI) device includes an electrically-conducting interface region along a portion of the interface between the insulator and a semiconductor layer atop the insulator. The electrically-conducting interface region provides a “leaky” electrical coupling between the body and source regions of a transistor device such as a “MOSFET”, thereby reducing floating body effects of the device. A method of forming such a semiconductor device includes forming the electrically-conducting interface region by damaging or implanting materials in the insulator and/or the semiconductor in the vicinity of the interface therebetween. The method may include producing a stepped interface region, such as by etching, in order to aid properly locating the transistor device relative to the electrically-conducting interface region.Type: GrantFiled: January 18, 2000Date of Patent: May 1, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Donald L. Wollesen
-
Patent number: 6222234Abstract: The invention provides a semiconductor device that has a fully depleted MOSFET and a partially depleted MOSFET having excellent characteristics on the same substrate without effecting control by means of the impurity concentration of the channel region. A semiconductor device is provided with a fully-depleted SOI MOSFET and a partially-depleted SOI MOSFET on the same SOI substrate through isolation by an element isolation film. The SOI substrate includes a buried oxide film and SOI layer provided in succession on a silicon substrate.Type: GrantFiled: April 8, 1999Date of Patent: April 24, 2001Assignee: NEC CorporationInventor: Kiyotaka Imai
-
Patent number: 6215155Abstract: A method for creating a SOI CMOS type device compatible with bulk CMOS using a bulk CMOS physical layout data base. The method uses the P-well and N-well masks used in fabrication of bulk CMOS devices. The N-well and P-well regions are fabricated by implanting the appropriate dopants above and below the buried oxide layer to create the basic SOI CMOS structure. Particular modifications to the basic SOI CMOS structure include providing a mask for establishing ohmic contact with the wells below the buried oxide layer. The modification uses a separate mask which is generated from the existing bulk CMOS mask database.Type: GrantFiled: October 18, 1999Date of Patent: April 10, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Donald L. Wollesen
-
Patent number: 6215145Abstract: A nonvolatile flash memory array having silicon device islands isolated from the substrate by an insulator. Each island comprises a split-gate transistor with a control gate and floating gate formed in the upper portion of the island, and source, drain and channel regions formed in a lower portion of the island. High array density is achieved by forming source and drain interconnects in the space between the islands. Also disclosed are processes for forming and programming such arrays.Type: GrantFiled: April 6, 1998Date of Patent: April 10, 2001Assignee: Micron Technology, Inc.Inventor: Wendell P. Noble
-
Patent number: 6211553Abstract: A thin-film transistor comprises a semiconductor unit 60 constituted of a channel formation portion 61 and a source region 63 and a drain region 62 sandwiching the channel formation portion 61 therebetween, a transparent pixel electrode 54 made of indium tin oxide, a drain electrode 57 and a source electrode 58 each made of Cr, Mo, Ta or W, and a gate electrode 68 formed on the channel formation portion via a gate insulating layer 58, wherein the drain region and the source region are, respectively, connected with the electrodes through silicide layers 64, 65 formed by diffusion of the any above-mentioned element. A method for making the transistor and a liquid crystal display device comprising the transistor are also disclosed.Type: GrantFiled: November 24, 1997Date of Patent: April 3, 2001Assignee: L. G. Philips LCD Co., Ltd.Inventor: Chae Gee Sung
-
Patent number: 6211533Abstract: A TFT structure includes a variably doped contact layer system in order to reduce leakage current characteristics and increase mobility of the TFT. Such TFTs may be utilized in, for example, X-ray imagers or liquid crystal displays. In certain embodiments, the contact layer system is lightly doped adjacent a semiconductor or channel layer, and is more heavily doped adjacent the source/drain electrodes. The variation in doping density of the contact layer system may be performed in a step-like manner, gradually, continuously, or in any other suitable manner. In certain embodiments, the contact layer system may include a single layer which is deposited over an intrinsic semiconductor layer, with the amount of dopant gas being used during the deposition process being adjusted through the deposition of the single layer so as to cause the doping density to vary (increase or decrease) throughout the thickness of the system/layer.Type: GrantFiled: January 13, 1999Date of Patent: April 3, 2001Assignee: OIS Optical Imaging Systems, Inc.Inventors: Young Hee Byun, Yiwei Lu
-
Patent number: 6207970Abstract: Thin-film transistor display devices include composite electrodes which provide low resistance contacts and paths for electrical signals and are less susceptible to parasitic metal migration which can limit display quality and lifetime. In particular, a thin-film transistor (TFT) display device is provided having an insulated gate electrode on a face of a substrate (e.g., transparent substrate) and a semiconductor layer on the insulated gate electrode, opposite the face of the substrate. Spaced apart source and drain electrodes are also provided on the semiconductor layer. These source and drain electrodes each preferably comprise a composite of at least two layers containing respective metals therein of different element type. Preferably, one of the layers comprises a metal which is capable of forming a low resistance contact with electrodes such as a pixel electrode (e.g.Type: GrantFiled: May 12, 2000Date of Patent: March 27, 2001Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-gyu Kim
-
Patent number: 6188107Abstract: The present invention is directed to a transistor formed above a layer of a dielectric material and a method of making same. In one illustrative embodiment, the method comprises forming a layer of dielectric material, forming a plurality of source/drain regions comprised of polysilicon above said layer of dielectric material and between said source/drain regions. The method further comprises forming a gate dielectric above said layer of polysilicon and forming a gate conductor above said gate dielectric. The transistor structure is comprised of a layer of dielectric material, a plurality of source/drain regions positioned above the layer of dielectric material, and a layer of polysilicon positioned above said layer of dielectric material and between said source/drain regions. The structure further comprises a gate dielectric positioned above said layer of polysilicon and a gate conductor positioned above said gate dielectric.Type: GrantFiled: January 7, 1999Date of Patent: February 13, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Mark I. Gardner, Frederick N. Hause, Derick J. Wristers
-
Patent number: 6184556Abstract: There is provided a semiconductor device having a new structure which allows a high reliability and a high field effect mobility to be realized in the same time. In an insulated gate transistor having an SOI structure utilizing a mono-crystal semiconductor thin film on an insulating layer, pinning regions are formed at edge portions of a channel forming region. The pinning regions suppress a depletion layer from spreading from the drain side and prevent a short-channel effect. In the same time, they also function as a path for drawing out minority carriers generated by impact ionization to the outside and prevent a substrate floating effect from occurring.Type: GrantFiled: July 2, 1998Date of Patent: February 6, 2001Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Fukunaga
-
Patent number: 6180985Abstract: A SOI device, comprising: a SOI wafer having a stack structure of a silicon substrate, a buried oxide layer having a first and a second contact holes and a silicon layer; an isolation layer formed in the silicon layer to define a device formation region; a transistor including a gate formed over the device formation region of the silicon layer defined by the isolation layer, source and drain regions formed at the both side of the gate in the device formation region, and a channel region which is a portion of the device formation region between the source and drain region; a conduction layer being contacted with the buried oxide layer; an impurity region for well pick-up formed in the silicon layer to be contacted with the buried oxide layer; a first contact layer formed within the first contact hole of the buried oxide layer to electrically connect the channel region of the transistor and the conduction layer; and a second contact layer formed with the second contact hole of the buried oxide layer to electriType: GrantFiled: December 27, 1999Date of Patent: January 30, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: In Seok Yeo
-
Patent number: 6180984Abstract: A multi-purpose device that can serve as either a resistor, MOSFET or JFET is disclosed. The resistor is formed by selecting a first metal interconnect configuration, the MOSFET is formed by selecting a second metal interconnect configuration, and the JFET is formed by selecting a third metal interconnect configuration. Because of the dual transistor/resistor nature of this device, the density of a typical gate array that uses resistors may be increased. In addition, and because no special processing is typically required, the device may be desirable for use in other types of structures such as standard cells and custom logic.Type: GrantFiled: December 23, 1998Date of Patent: January 30, 2001Assignee: Honeywell Inc.Inventors: Keith W. Golke, Paul S. Fechner
-
Patent number: 6166397Abstract: A display device having high definition and high reliability, and technology for manufacturing the same. In an active matrix type display device of integrated peripheral driving circuit type, pixel TFTs of an active matrix circuit 100 are not provided with LDD regions. Also, among circuits constituting peripheral driving circuits 101, 102, buffer circuits, of which a high withstand voltage and high-speed operation are required, are made with thin film transistors having floating island regions and base regions between source and drain regions of their active layers.Type: GrantFiled: January 4, 1999Date of Patent: December 26, 2000Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hongyong Zhang
-
Patent number: 6164781Abstract: Electromigration in the source and drain conductors of a semiconductor device is reduced by increasing the cross-sectional areas of these conductors in accordance with an increase in a magnitude of current, thereby enabling the semiconductor device to operate at high temperatures.Type: GrantFiled: November 13, 1998Date of Patent: December 26, 2000Assignee: AlliedSignal Inc.Inventors: Joseph Cheung-Sang Tsang, John Burt McKitterick
-
Patent number: 6160291Abstract: The present invention provides a source/drain structure formed in a semiconductor layer which has source and drain regions of a first conductivity type and a body portion of a second conductivity type disposed between said source and drain regions. The body portion is positioned under a gate insulation film over which a gate electrode is provided. The source region has a first low resistive region which is lower in electrical resistivity than said source region and said drain region having a second low resistive region which is lower in electrical resistively than said source region. For the first present invention, it is important that a distance of an inside edge portion of the first low resistive region from a first interface between the source region and the body portion is shorter than a distance of an inside portion of the second low resistive region from a second interface between the drain region and the body portion.Type: GrantFiled: March 25, 1998Date of Patent: December 12, 2000Assignee: NEC CorporationInventor: Kiyotaka Imai
-
Patent number: 6150696Abstract: A semiconductor substrate and a method of fabricating a semiconductor device are provided. An oxide film (13) is formed by oxidizing an edge section and a lower major surface of an SOI substrate (10). This oxidizing step is performed in a manner similar to LOCOS (Local Oxide of Silicon) oxidation by using an oxide film (11) exposed on the edge section and lower major surface of the SOI substrate (10) as an underlying oxide film. Then, the thickness of the oxide film (13) is greater than that of the oxide film (11) on the edge section and lower major surface of the SOI substrate (10). The semiconductor substrate prevents particles of dust from being produced at the edge thereof.Type: GrantFiled: April 7, 1998Date of Patent: November 21, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshiaki Iwamatsu, Yasuo Yamaguchi, Takashi Ipposhi, Shigenobu Maeda, Yuichi Hirano
-
Patent number: 6147384Abstract: A method of forming a field effect transistor with source and drain on an insulator includes forming a first void region (11) in the outer surface of a semiconductor body (10) and forming a second void region (11) in the outer surface of a semiconductor body. The first void region is separated from the second void region by a portion of the semiconductor body (10). The method further includes depositing a dielectric material in the first void region to form a first insulating region (16) and depositing a dielectric material in the second void region to form a second insulating region (16). The method further includes planarizing the first and second insulating regions to define a planar surface (17).Type: GrantFiled: August 17, 1999Date of Patent: November 14, 2000Assignee: Texas Instruments IncorporatedInventor: Ih-Chin Chen
-
Patent number: 6144073Abstract: A monolithically-integrated SRAM cell is described for reducing the cell size, i.e., at least two of a plurality of transistors comprising the SRAM cell are monolithically integrated to define a first transistor and a second transistor, wherein the drain of the first transistor functions as the gate of the second transistor and the drain of the second transistor functions as the gate of the first transistor. This integration eliminates the need for gate-to-drain connections of previous devices.Type: GrantFiled: May 13, 1999Date of Patent: November 7, 2000Assignee: Lucent Technologies Inc.Inventors: Gerhard Hobler, Marco Mastrapasqua, Mark Richard Pinto, Enrico Sangiori
-
Patent number: 6133587Abstract: A n.sup.- -type source region 5 is formed on a predetermined region of the surface layer section of the p-type silicon carbide semiconductor layer 3 of a semiconductor substrate 4. A low-resistance p-type silicon carbide region 6 is formed on a predetermined region of the surface layer section in the p-type silicon carbide semiconductor layer 3. A trench 7 is formed in a predetermined region in the n.sup.+ -type source region 5, which trench 7 passes through the n.sup.+ -type source region 5 and the p-type silicon carbide semiconductor layer 3, reaching the n.sup.- -type silicon carbide semiconductor layer 2. The trench 7 has side walls 7a perpendicular to the surface of the semiconductor substrate 4 and a bottom side 7b parallel to the surface of the semiconductor substrate 4. The hexagonal region surrounded by the side walls 7a of the trench 7 is an island semiconductor region 12.Type: GrantFiled: February 13, 1998Date of Patent: October 17, 2000Assignee: Denso CorporationInventors: Yuichi Takeuchi, Takeshi Miyajima, Norihito Tokura, Hiroo Fuma, Toshio Murata, Takamasa Suzuki, Shoichi Onda