Contact Of Refractory Or Platinum Group Metal (e.g., Molybdenum, Tungsten, Or Titanium) Patents (Class 257/383)
-
Patent number: 6797535Abstract: In a thin film transistor provided with a metallic layer with a light-shading property and a Si layer formed on an insulating layer, a dent for locally thinning the insulating layer is formed on a portion corresponding to a drain region. When the Si layer is recrystallized by means of a laser light irradiation, the dent serves as a crystalline nucleus formation region in order to recrystallize a particular portion earlier than other portions. Recrystallization of melted Si starts from a periphery of a bottom surface of the dent, hence a Si layer formed of a single crystal or uniformed crystal grains which serves as an active region of the TFT can be obtained.Type: GrantFiled: October 24, 2003Date of Patent: September 28, 2004Assignee: NEC CorporationInventor: Hiroshi Tanabe
-
Patent number: 6787844Abstract: A semiconductor device comprises a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film; and a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film and a fourth polycrystalline silicon film, wherein the first polycrystalline silicon film and the third polycrystalline silicon film have substantially the same thickness; the first polycrystalline silicon film and the third polycrystalline silicon film have different impurity concentrations controlled independently of each other; the second polycrystalline silicon film and the fourth polycrystalline silicon film have substantially the same thickness, and the second polycrystalline silicon film, the fourth polycrystalline silicon film, and the third polycrystalline silicon film have substantially the same impurity concentration.Type: GrantFiled: April 9, 2002Date of Patent: September 7, 2004Assignee: Nippon Steel CorporationInventor: Katsuki Hazama
-
Patent number: 6780739Abstract: A bit line contact structure and method for forming the same. After forming transistors on a substrate, Ti layer, TiN layer and W layer conformally cover the transistors and the substrate. The Ti/TiN/W stacked layer is defined to form an inner landing pad connecting to a source/drain region. A passivation layer is formed on the inner landing pad, the transistors and the substrate. An insulating layer with a flat surface is then formed on the passivation layer. A contact hole is formed in the insulating layer and the passivation layer to expose the inner landing pad. A M0 etching process is performed to form a recess of interconnecting landing pad patterns in the upper portion of the contact hole. An M0 deposition process is then performed.Type: GrantFiled: July 3, 2003Date of Patent: August 24, 2004Assignee: Nanya Technology CorporationInventors: Hui-Min Mao, Yi-Nan Chen
-
Patent number: 6781306Abstract: An organic electro-luminescence device that is adapted to improve its characteristic by using materials being different from each other and corresponding to each function for a formation of data lines, gate lines and supply voltage lines. The organic electro-luminescence device includes a plurality of gate lines for receiving scanning signal; a plurality of data lines for receiving data signal; and a plurality of supply voltage lines arranged alternatively with the data lines, wherein at least one of the gate line, the data line and the supply voltage line is a wiring formed from a metal material having a high melting point. The organic electro-luminescence device allows metal materials of high melting points for forming the gate line, the data line and the supply voltage line to be different from each other. Accordingly, the organic electro-luminescence device reduces defects that can be generated at the wiring formation. As a result, the organic electro-luminescence device can be highly productive.Type: GrantFiled: June 25, 2002Date of Patent: August 24, 2004Assignee: LG.Philips LCD Co., Ltd.Inventor: Jae Yong Park
-
Patent number: 6777760Abstract: A method and device for improved salicide resistance in polysilicon gates under 0.20 &mgr;m. The several embodiments of the invention provide for formation of gate electrode structures with recessed and partially recessed spacers. One embodiment, provides a gate electrode structure with recessed thick inner spacers and thick outer spacers. Another embodiment provides a gate electrode structure with recessed thin inner spacers and recessed thick outer spacers. Another embodiment provides a gate electrode structure with thin inner spacers and partially recessed outer spacers. Another embodiment provides a gate electrode structure with two spacer stacks. The outermost spacer stack with recessed thin inner spacers and recessed thick outer spacers. The inner spacer stack with thin inner spacers and thin outer spacers. Another embodiment provides a gate electrode structure with two spacer stacks. The outermost spacer stack with recessed thin inner spacers and recessed thick outer spacers.Type: GrantFiled: January 5, 2000Date of Patent: August 17, 2004Assignee: Intel CorporationInventors: Chia-Hong Jan, Julie A. Tsai, Simon Yang, Tahir Ghani, Kevin A. Whitehill, Steven J Keating, Alan Myers
-
Patent number: 6765269Abstract: A semiconductor structure is provided that includes a gate, a dielectric spacer located adjacent to a sidewall of the gate, a source/drain region, and a continuous silicide strap located over the gate, the dielectric spacer and the source/drain region. The silicide strap provides an electrical connection between the gate and the source drain region. In one embodiment, the silicide strap is formed by a method that includes the steps of (1) implanting a semiconductor material, such as silicon, into upper surfaces of the gate, the dielectric spacer, and the source/drain region, (2) depositing a refractory metal over the implanted semiconductor material, and (3) reacting the refractory metal with the implanted semiconductor material, thereby forming the continuous silicide strap at the upper surfaces of the gate, the dielectric spacer and the source/drain region. Advantageously, the dielectric spacer does not need to be removed prior to forming the silicide strap.Type: GrantFiled: January 26, 2001Date of Patent: July 20, 2004Assignee: Integrated Device Technology, Inc.Inventors: Eric Lee, Dave Cobert, Wanqing Cao
-
Patent number: 6762466Abstract: A circuit structure for connecting a bonding pad with an electrostatic discharge protection circuit. The circuit structure includes a plurality of conductive layers, a first plurality of first vias, a first conductive line, a plurality of second conductive lines and a plurality of second vias. The conductive layers are parallel layers each at a different height level between the bonding pad and a substrate. The first vias connect the bonding pad electrically with a neighboring conductive layer as well as each neighboring conductive layer. The first conductive line connects electrically with the conductive layer nearest the substrate and the drain terminal of an ESD protection circuit. The second conductive lines are parallel lines each at a different height level between the first conductive line and the bonding pad. Each second conductive line connects electrically with the conductive layer at a corresponding height level.Type: GrantFiled: April 11, 2002Date of Patent: July 13, 2004Assignee: United Microelectronics Corp.Inventors: Shao-Chang Huang, Jin-Tau Chou
-
Patent number: 6759720Abstract: Transfer gate (TG) holding trenches are defined in a first interlayer insulating film 44 formed on a silicon substrate 10. TG 33 including side walls 34 are formed in their corresponding trenches. Contact holes are defined in portions adjacent to the TG 33 in a self-aligned manner on the condition that the first interlayer insulating film 44 is selectively removed. Contact plugs 50 are formed in their corresponding contact holes. Bit lines 60 respectively conducted over or to the contact plugs 50 and capacitors are formed over these.Type: GrantFiled: January 23, 2001Date of Patent: July 6, 2004Assignee: Renesas Technology Corp.Inventor: Hiroki Shinkawata
-
Patent number: 6737710Abstract: A MOSFET includes a double silicided source/drain structure wherein the source/drain terminals include a silicided source/drain extension, a deep silicided source/drain region, and a doped semiconductor portion that surrounds a portion of the source/drain structure such that the suicides are isolated from the MOSFET body node. In a further aspect of the present invention, a barrier layer is formed around a gate electrode to prevent electrical shorts between a silicided source/drain extension and the gate electrode. A deep source/drain is then formed, self-aligned to sidewall spacers that are formed subsequent to the silicidation of the source/drain extension.Type: GrantFiled: June 30, 1999Date of Patent: May 18, 2004Assignee: Intel CorporationInventors: Peng Cheng, Brian Doyle, Gang Bai
-
Patent number: 6734507Abstract: In a semiconductor device having memory cells and peripheral circuits, the memory cells and the peripheral circuits are formed on a semiconductor substrate. Source regions, drain regions and gate electrodes of MOS transistors in the peripheral circuits are comprised of a refractory metallic silicide layer. Gate electrodes of MOS transistors in the memory cells are comprised of the refractory metallic silicide. Source and drain regions of the MOS transistors in the memory cells are not comprised of the refractory metallic silicide layer.Type: GrantFiled: September 18, 2002Date of Patent: May 11, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Jiro Ida, Naoko Nakayama
-
Patent number: 6724057Abstract: A semiconductor device capable of effectively preventing defective short-circuiting across a gate electrode and an impurity region and reducing the resistance of the gate electrode and the impurity region is provided. In this semiconductor device, a first gate film is formed on a channel region through a gate insulator film. A second gate film consisting of a first compound layer is formed on the first gate film. A second compound layer is formed on the surface of the impurity region. A reaction preventing film for preventing the first compound layer and the second compound layer from reacting with each other is formed on the second gate film. The first and second compound layers are formed independently of each other without reaction in the process of formation due to the reaction preventing film. Thus, defective short-circuiting across the gate electrode and the impurity region is effectively prevented while process tolerance is increased.Type: GrantFiled: December 13, 2000Date of Patent: April 20, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Yoshikazu Ibara, Yoshio Okayama
-
Patent number: 6710413Abstract: An improved borderless contact structure for salicide field effect transistors (FETs) has been achieved. Salicide FETs are formed on device areas surrounded by a shallow trench isolation (STI) using a first rapid thermal anneal to form a metal silicide on the source/drain contacts and the gate electrodes. An interlevel dielectric (ILD) layer is deposited, and borderless contact openings, extending over the STI, are etched in the ILD to the source/drain areas. When the contact openings are etched, this results in over-etched regions in the STI at the source/drain-STI interface that result in source/drain-to-substrate shorts when metal plugs are formed in the contact openings. A contact opening implant is used to dope the junction profile in the source/drain contact around the STI over-etched region to prevent electrical shorts. The second RTA is then used to concurrently reduce the silicide sheet resistance and to electrically activate the contact opening implanted dopant.Type: GrantFiled: February 27, 2002Date of Patent: March 23, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kong-Beng Thei, Ming-Ta Lei, Shou-Gwo Wuu
-
Patent number: 6707117Abstract: In a semiconductor structure, interconnects between regions of a single device or different devices are achieved by forming metal plugs that span across the regions to be interconnected, wherein the plugs are formed from the metal used in forming a silicide layer on the structure. The metal is masked off in desired areas prior to etching, to leave the metal plugs.Type: GrantFiled: October 31, 2002Date of Patent: March 16, 2004Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper, Philipp Lindorfer, Andy Strachon, Peter Johnson
-
Patent number: 6703666Abstract: The present invention provides a thin film resistor and method of manufacture therefor. The thin film resistor comprises a resistive layer located on a first dielectric layer, first and second contact pads located on the resistive layer, and a second dielectric layer located over the resistive layer and the first and second contact pads. In an illustrative embodiment, the thin film resistor further includes a first interconnect that contacts the first contact pad and a second interconnect that contacts the second contact pad.Type: GrantFiled: July 12, 2000Date of Patent: March 9, 2004Assignee: Agere Systems Inc.Inventors: Robert D. Huttemann, George J. Terefenko
-
Publication number: 20040036124Abstract: A semiconductor device, such as an inverted staggered thin film transistor, includes a gate electrode, a gate insulating layer located above the gate electrode, an active layer located above the gate insulating layer and an insulating fill layer located above the active layer. A first opening and a second opening are located in the insulating fill layer, a first source or drain electrode is located in the first opening and a second source or drain electrode is located in the second opening. At least one of the first and the second source or drain electrodes comprise a polysilicon layer and a metal silicide layer.Type: ApplicationFiled: October 15, 2002Publication date: February 26, 2004Applicant: MATRIX SEMICONDUCTOR, INC.Inventors: Michael A. Vyvoda, S. Brad Herner, Christopher J. Petti, Andrew J. Walker
-
Patent number: 6696725Abstract: A semiconductor device with reduced hot carrier injection and punch through is formed with a dual gate electrode comprising edge conductive portions, a central conductive portion, and dielectric sidewall spacers formed between the edge conductive portions and central conductive portion. The edge conductive portions provide high potential barriers against the active regions, thereby reducing threshold voltage roll off and leakage current.Type: GrantFiled: March 16, 2000Date of Patent: February 24, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Judy X. An, Bin Yu
-
Patent number: 6690070Abstract: A gate electrode includes a first polysilicon film remaining on a first oxide film, a part of a second polysilicon layer 8 superimposed on the polysilicon layer, and a part of the second polysilicon layer partially extending over second gate oxide films. Thus, the thickness of the gate electrode on the first gate oxide film is the same as that of the gate electrode of the prior art, but the film thickness t2 of the gate electrode 10 on the second gate oxide films 6A and 6B is thinner than the thickness t1 of the prior art. Therefore, the height gap h2 between the gate electrode 10 and the N + type source layer 11 and the height gap h2 between the gate electrode 10 and the N + type drain layer 12 become smaller compared to those of prior art, leading to the improved flatness of the interlayer oxide film 13.Type: GrantFiled: August 10, 2001Date of Patent: February 10, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Nobuyuki Sekikawa, Masaaki Momen, Wataru Andoh, Koichi Hirata
-
Patent number: 6686059Abstract: A semiconductor device having a reduced overlap capacity between a gate electrode and extensions. Specifically, a stacked structure made up of a polysilicon film, tungsten silicide film, and silicon nitride film is partially formed in first and second regions of a silicon substrate, respectively. Sidewall oxide films are formed on side surfaces of the polysilicon films in the first and second regions, respectively. A width of the sidewall of the first structure is smaller than a width of the sidewall of the second structure such that an overlap amount between a second conductive layer and a second impurity region is smaller than an overlap amount between a first conductive layer and a first impurity region.Type: GrantFiled: September 24, 2001Date of Patent: February 3, 2004Assignee: Renesas Technology Corp.Inventor: Masayoshi Shirahata
-
Patent number: 6683356Abstract: A semiconductor device includes sidewall insulating films formed on sides of the gate electrode layer respectively facing source and drain regions, and silicide layers formed on the source and drain regions. Oxygen-introduced portions are respectively formed in the source and drain regions near the sidewall insulating films. The oxygen-introduced portions contain oxygen atoms that are locally distributed on the interfaces between the silicide layers and the silicon layers of the source or drain regions at a concentration of 4.5×1019 cm−3 or more and an areal density of 5×1013 cm−2 or more. The oxygen-introduced portions form an Ohmic contact between the silicide layers and the silicon layers of the source or drain regions.Type: GrantFiled: June 3, 2002Date of Patent: January 27, 2004Assignee: Kabushiki Kaisha ToshibaInventor: Masakatsu Tsuchiaki
-
Patent number: 6667537Abstract: A semiconductor device may have an insulating layer comprising a silicon oxide film or the like formed so as to cover an entire upper surface of a semiconductor substrate. A resistance element comprising MoSix is formed on the insulating layer. An insulating film is provided on the surface of the semiconductor substrate above the insulating layer. A through-hole is provided in the insulating film located above the resistance element, and an electrode provided above the insulating film is electrically connected to the resistance element through this through-hole.Type: GrantFiled: October 26, 1998Date of Patent: December 23, 2003Assignee: Seiko Epson CorporationInventors: Michio Koike, Yuji Oda
-
Patent number: 6661067Abstract: Bridging between nickel suicide layers on a gate electrode and source/drain regions along silicon nitride sidewall spacers is prevented by treating the exposed surfaces of the silicon nitride sidewall spacers with a nitrogen plasma to create a surface region having reduced free silicon. Embodiments include treating the silicon nitride sidewall spacers with a nitrogen plasma to reduce the refractive index of the surface region to less than about 1.95.Type: GrantFiled: October 1, 2002Date of Patent: December 9, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Minh Van Ngo, Christy Mei-Chu Woo, Paul R. Besser, Robert A. Huertas
-
Patent number: 6657308Abstract: An improved method for forming a contact well for a semiconductor device (10) is disclosed. According to this method, a first insulator layer (24) comprising an insulating material is formed around a gate (20). A contact well filler (32) is then formed adjoining the first insulator layer (24). A second insulator layer (34) comprising the insulating material is formed around the first insulator layer (24) and the contact well filler (32). The contact well filler (32) is then removed to form the contact well (36) in the second insulator layer (34). This method allows the use a non-hazardous selective etchant to form the contact well. The semiconductor device (10) formed in accordance with the present invention also exhibits low parasitic gate capacitance, high switching speed and low power consumption.Type: GrantFiled: September 13, 1999Date of Patent: December 2, 2003Assignee: Texas Instruments IncorporatedInventor: Yoichi Miyai
-
Publication number: 20030197228Abstract: To solve the problem that when a high temperature heat treatment is avoided, a substrate leak current increases due to the interfacial level generated with a plasma damage and thereby clearness of the CMOS image sensor is deteriorated. There is provided a CMOS image sensor characterized in using an epitaxial wafer as an element substrate, and more particularly to a CMOS image sensor characterized in that a tungsten layer is formed after formation of a contact hole used for connection between the elements in the element substrate and wirings and after the tungsten layer is removed from the area other than the contact hole, the annealing is conducted under the nitrogen and hydrogen atmosphere or under the hydrogen atmosphere.Type: ApplicationFiled: February 27, 2003Publication date: October 23, 2003Applicant: FUJITSU LIMITEDInventors: Shoji Okuda, Masatoshi Takami
-
Patent number: 6633071Abstract: The present invention relates to a contacting structure on a lightly-doped P-type region of a semiconductor component, this P-type region being positively biased during the on-state operation of said component, including, on the P region a layer of a platinum silicide, or of a metal silicide having with the P-type silicon a barrier height lower than or equal to that of the platinum silicide.Type: GrantFiled: May 22, 1998Date of Patent: October 14, 2003Assignee: SGS-Thomson Microelectronics S.A.Inventor: Cyril Furio
-
Publication number: 20030183881Abstract: Methods of forming MOS transistors include forming lightly and heavily doped source/drain regions adjacent to one another in a substrate and a gate electrode with a sidewall spacer thereon. A salicide process is performed on a surface of the heavily doped source/drain region to provide a first suicide layer self-aligned to the sidewall spacer. At least a portion of the sidewall spacer is removed to expose a portion of the lightly doped source/drain region adjacent to the first silicide layer. A salicide process in performed on the exposed portion of the lightly doped source/drain region to provide a second silicide layer adjacent to the first suicide layer. Related devices are also disclosed.Type: ApplicationFiled: March 14, 2003Publication date: October 2, 2003Inventors: Young-Ki Lee, Heon-Jong Shin, Hwa-Sook Shin
-
Patent number: 6617612Abstract: The present invention relates to a semiconductor device and a semiconductor integrated circuit. The semiconductor device comprises a semiconductor layer comprising a channel region, a source and a drain regions and at least one lower impurity concentration region interposed between the channel region and the source or the drain region. The source and the drain regions comprise metal silicide region. The lower impurity concentration region is not covered with the metal silicide region. The operational speed of the circuit can be improved, and the leak current of the transistor can be reduced.Type: GrantFiled: January 26, 2001Date of Patent: September 9, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Naoaki Yamaguchi, Yasuhiko Takemura
-
Patent number: 6617654Abstract: Source and drain regions include regions of an epitaxial silicon film on the surface of the substrate and regions in the substrate. The depth of junctions of the source and drain regions is identical to or shallower than the depth of junctions of extension regions. As a result, even if the thickness of the side wall layer is reduced, since the depletion layer of the extension regions with lower impurity concentration compared with the source and drain regions is predominant, the short channel effect has a smaller effect.Type: GrantFiled: September 19, 2001Date of Patent: September 9, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshiyuki Oishi, Kohei Sugihara, Naruhisa Miura, Yuji Abe, Yasunori Tokuda
-
Patent number: 6613654Abstract: An integrated circuit has a multi-layer stack such as a gate stack or a digit line stack disposed on a layer comprising silicon. A conductive film is formed on the transition metal boride layer. A process for fabricating such devices can include forming the conductive film using a vapor deposition process with a reaction gas comprising fluorine. In the case of a gate stack, the transition metal boride layer can help reduce or eliminate the diffusion of fluorine atoms from the conductive film into a gate dielectric layer. Similarly, in the case of digit line stacks as well as gate stacks, the transition metal boride layer can reduce the diffusion of silicon from the polysilicon layer into the conductive film to help maintain a low resistance for the conductive film.Type: GrantFiled: December 19, 2000Date of Patent: September 2, 2003Inventors: Scott J. DeBoer, Husam N. Al-Shareef
-
Patent number: 6611027Abstract: A metal-oxide-semiconductor protection transistor is formed in an active region of a semiconductor layer. The active region includes source and drain diffusion layers, which may be partly silicided, and a body region. A gate electrode extends across the active region above the body region. The breakdown voltage in the edge areas of the active regions is increased by increasing the gate length in the edge areas, by increasing the width of the active region below the gate electrode, or by increasing the non-silicided length of the source and drain diffusion layers in the edge areas. The edge areas of the active region are thereby protected from thermal damage during electrostatic discharges.Type: GrantFiled: May 8, 2002Date of Patent: August 26, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Kenji Ichikawa
-
Patent number: 6608357Abstract: A semiconductor device and a process for production thereof, said semiconductor device having a new electrode structure which has a low resistivity and withstands heat treatment at 400° C. and above. Heat treatment at a high temperature (400-700° C.) is possible because the wiring is made of Ta film or Ta-based film having high heat resistance. This heat treatment permits the gettering of metal element in crystalline silicon film. Since this heat treatment is lower than the temperature which the gate wiring (0.1-5 &mgr;m wide) withstands and the gate wiring is protected with a protective film, the gate wiring retains its low resistance.Type: GrantFiled: August 21, 2000Date of Patent: August 19, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Etsuko Fujimoto, Atsuo Isobe, Toru Takayama, Kunihiko Fukuchi
-
Patent number: 6608353Abstract: An electronic circuit formed on an insulating substrate and having thin-film transistors (TFTs) comprising semiconductor layers. The thickness of the semiconductor layer is less than 1500 Å, e.g., between 100 and 750 Å. A first layer consisting mainly of titanium and nitrogen is formed on the semiconductor layer. A second layer consisting of aluminum is formed on top of the first layer. The first and second layers are patterned into conductive interconnects. The bottom surface of the second layer is substantially totally in intimate contact with the first layer. The interconnects have good contacts with the semiconductor layer.Type: GrantFiled: July 12, 2002Date of Patent: August 19, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Minoru Miyazaki, Akane Murakami, Baochun Cui, Mutsuo Yamamoto
-
Patent number: 6605872Abstract: Provided with a semiconductor device which is adopted to reduce the resistance of a well without the need to increase the concentration of dopants in forming the well by depositing conductive layer patterns and then growing an epitaxial layer on the conductive layer patterns, the semiconductor device including: conductive layer patterns formed on a semiconductor substrate; a semiconductor layer formed on the semiconductor substrate and the conductive layer patterns; well regions formed in the semiconductor layer and the semiconductor substrate such that the conductive layer patterns are positioned at the bottoms of the well regions; and gate and source/drain electrodes formed on the well regions, and a method for fabricating the semiconductor device including the steps of: forming conductive layer patterns on a semiconductor substrate; forming a semiconductor layer on the semiconductor substrate including the conductive layer patterns; forming well regions in the semiconductor layer and the semiconductor subsType: GrantFiled: June 13, 2001Date of Patent: August 12, 2003Assignee: LG Electronics Inc.Inventors: Dong Hoon Kim, Joong Jin Lee
-
Publication number: 20030141549Abstract: A semiconductor device comprises: a semiconductor substrate; a gate insulating film formed on the top surface of the semiconductor substrate; a gate electrode formed on the gate insulating film; diffusion layers formed in the semiconductor substrate to be used a source layer and a drain layer; and a silicide layer formed to overlie the diffusion layers; wherein an oxygen concentration peak, where oxygen concentration is maximized, is at a level lower than said top surface in a cross-section taken along a plane perpendicular to said top surface.Type: ApplicationFiled: January 30, 2003Publication date: July 31, 2003Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kiyotaka Miyano, Kazuya Ohuchi, Ichiro Mizushima
-
Publication number: 20030141553Abstract: A field effect transistor comprises a silicon layer formed on an insulator, a diffused layer formed by diffusing dopant from a part of a surface of the silicon layer up to the insulator, a silicide layer formed toward the insulator side from a surface of the diffused layer so as to have a thickness less than or equal to that of the diffused layer, a contact conductive layer formed on the surface of the silicide layer, a gate insulating layer formed on the silicon layer, a gate electrode formed on the gate insulating layer and a sidewall formed on a side surface of the gate electrode.Type: ApplicationFiled: October 31, 2002Publication date: July 31, 2003Inventor: Noriyuki Miura
-
Patent number: 6600210Abstract: A semiconductor device is provided, which is provided with a high resistance to surge currents. The semiconductor device comprises three N+ diffusion layers 4a, 4b, and 4c in a region surrounded by an element-separating insulating film 3a. The N+ diffusion layer 4a forms a source diffusion layer of an N-channel MOS transistor 11a, the N+ diffusion layer 4c forms a source diffusion layer of another N-channel MOS transistor 11b, and the N+ diffusion layer 4b forms drain diffusion layers for two N-channel MOS transistors 11a and 11b. That is, respective drain diffusion layers of two N-channel MOS transistors are shared. Furthermore, a ring-shaped mask insulating film 18 is formed on the N+ diffusion layer 4b. A silicide layer 6b is formed on the N+ diffusion layer 4b except the area covered by the ring-shaped mask insulating film 18.Type: GrantFiled: October 4, 2000Date of Patent: July 29, 2003Assignee: NEC Electronics CorporationInventors: Osamu Kato, Morihisa Hirata, Yasuyuki Morishita
-
Patent number: 6597042Abstract: A contact to a semiconductor substrate including a contact opening extending through an insulating layer to a doped active region of the semiconductor substrate. The contact opening can have a relatively high aspect ratio of 2:1 or greater. The contact further includes a refractory metal germanosilicide region at the bottom of the contact opening, a refractory metal germanide layer at the sidewalls of the contact opening, and an overlying refractory metal nitride layer. The refractory metals of the invention include at least tantalum, titanium, cobalt and mixtures thereof. The contact is metallized, preferably using tungsten or aluminum. The method of manufacturing the contact comprises etching the contact opening. A germane gas is used to clean native silicon dioxide from the bottom of the contact opening and to deposit a germanium layer thereon. A refractory metal layer is deposited over the germanium layer. After annealing in a nitrogen atmosphere at a temperature of about 600° C.Type: GrantFiled: April 12, 2000Date of Patent: July 22, 2003Assignee: Micron Technology, Inc.Inventors: Jeffrey Honeycutt, Sujit Sharan
-
Patent number: 6594172Abstract: The invention includes a method of fabricating a circuit in a manner to place certain structures within a predefined distance of one another. Electrical connections are formed between certain structures of silicon, by annealing a conductive material to cause silicon out-diffusing to form local interconnects. The silicon out-diffusion can be facilitated without a masking step thereby simplifying as well as speeding up the fabrication process. The invention also includes a local interconnect thus formed.Type: GrantFiled: November 19, 2001Date of Patent: July 15, 2003Assignee: Micron Technology, Inc.Inventors: Todd Abbott, Jigish D. Trivedi, Mike Violette, Chuck Dennison
-
Patent number: 6593632Abstract: The capacitance between the gate of a transistor and local interconnect is reduced employing SiC as an etch stop layer. Embodiments include depositing a SiC etch stop layer having a thickness of about 500-1000 Å and a dielectric constant of less than about 3.2, thereby providing a composite dielectric constant between the gate and local interconnect of between about 3.7 to about 4.7. The SiC etch stop layer can be deposited by PECVD or HDP techniques.Type: GrantFiled: August 17, 1999Date of Patent: July 15, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Steven C. Avanzino, Minh Van Ngo, Angela T. Hui, Chun Jiang, Hamid Partovi
-
Patent number: 6573571Abstract: The present invention relates to a semiconductor structure including metal nitride and metal silicide, where a metal silicide layer is formed upon an active area that is part of a junction in order to facilitate further miniaturization that is demanded and dictated by the need for smaller devices. A single PECVD process makes three distinct depositions. First, a metal silicide forms by the reaction: MHal+Si+H2MSix+HHal, where M represents a metal and Hal represents a preferred halogen or the like. Second, a metal nitride forms upon areas not containing Si by the reaction: MHal+N2+H2MN+HHal. Third, a metal nitride forms upon areas of evolving metal silicide due to a diffusion barrier effect that makes formation of the metal silicide self limiting. Ultimately, a metal nitride layer will be uniformly disposed in a substantially uniform composition covering all underlying structures upon a semiconductor substrate.Type: GrantFiled: December 3, 2001Date of Patent: June 3, 2003Assignee: Micron Technology, Inc.Inventor: Weimin Li
-
Publication number: 20030062575Abstract: There are provided a semiconductor device that has a SALICIDE structure with low leakage currents, while maintaining shallow source and drain regions. Also a method of manufacturing such a semiconductor device is provided.Type: ApplicationFiled: September 27, 2002Publication date: April 3, 2003Applicant: Kabushiki Kaisha ToshibaInventor: Masakatsu Tsuchiaki
-
Publication number: 20030042551Abstract: Formation of sidewalls on a gate structure in layers having a differential etch rate for certain etchants allows metallization and salicide formation annealing of a gate electrode and source/drain regions prior to shallow impurity implantation and impurity activation annealing at the location of a removable portion of a sidewall spacer establishing a gap between source/drain regions and remaining sidewalls of a gate structure. Therefore, diffusion of impurities to a greater depth and impurity deactivation during salacide formation annealing is avoided in a high performance semiconductor device such as a field effect transistor of extremely small dimensions.Type: ApplicationFiled: April 20, 1999Publication date: March 6, 2003Inventors: PAUL D. AGNELLO, SCOTT W. CROWDER, PETER SMEYS
-
Publication number: 20030042515Abstract: A method for preventing the thermal decomposition of a high-K dielectric layer of a gate electrode during the formation of a metal silicide on the gate electrode by using nickel as the metal component of the silicide.Type: ApplicationFiled: August 28, 2001Publication date: March 6, 2003Applicant: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Paul R. Besser, Matthew S. Buynoski, John Clayton Foster, Paul L. King, Eric N. Paton
-
Patent number: 6525381Abstract: A semiconductor device includes a wafer having a semiconductor layer with source, body and drain regions. A electrically-conducting region of the semiconductor region overlaps and electrically couples the source region and the body region. The electrical coupling of the source and body regions reduces floating body effects in the semiconductor device. A method of constructing the semiconductor device utilizes spacers, masking, and/or tilted implantation to form an source-body electrically-conducting region that overlaps the source and body regions of the semiconductor layer, and a drain electrically-conducting region that is within the drain region of the semiconductor layer.Type: GrantFiled: March 31, 2000Date of Patent: February 25, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Wei Long, Qi Xiang, Yowjuang W. Liu
-
Patent number: 6525342Abstract: A display device comprises a gate metal and a data metal formed in an array region and in a periphery region outside of the array region of the display device. A planarizing layer is formed over the array region and the periphery region. Vias are patterned into the planarizing layer in the array region and the periphery region to expose portions of at least one of the gate metal and the data metal. A transparent conductor is deposited in the array region and the periphery region. A metal layer is locally deposited over the transparent conductor in selected areas of the periphery region. The metal layer and the transparent conductor are patterned to form an additional wiring level and/or to form connections between the gate metal and the data metal in the periphery region and to form transparent pixel electrodes in the array region.Type: GrantFiled: May 23, 2001Date of Patent: February 25, 2003Assignee: International Business Machines CorporationInventors: Takahisa Amemiya, Toshiaki Arai, Evan George Colgan, Yoshitami Sakaguchi, Kazumi Sakai, Kai R. Schleupen
-
Patent number: 6525382Abstract: Provided are a semiconductor memory device and a method of manufacturing the same, in which landing pad layers in correspondence to contacts connecting to a power supply voltage line and a bit line can be easily formed in the same layer as node wiring, thereby simplifying the manufacturing process. Resist patterns having a roughly C shape i.e., patterns of two sets of node wiring are formed not in the same direction in all memory cells but in a different direction from each other between neighboring cells in up-down and right-left directions. Furthermore, out of four sides of each memory cell resist patterns i.e., patterns of the landing pad layer are formed on the two sides opposite the two sides close to the resist patterns for the two sets of node wiring. Accordingly, the landing pad layers can be formed in the same layer as the node wiring, the landing pad layers corresponding to contacts connecting to a grounded line, power supply voltage line and bit line in the upper layer from the node wiring.Type: GrantFiled: May 12, 2000Date of Patent: February 25, 2003Assignee: Sony CorporationInventor: Minoru Ishida
-
Publication number: 20030034531Abstract: A procedure of manufacturing a semiconductor device according to the present invention first creates a gate electrode on a center portion of a gate oxide film formed on a substrate, forms a silicon oxide film over the whole surface of the substrate including the gate electrode, and etches the whole face of the silicon oxide film, so as to form a side wall of the silicon oxide film on a side face of the gate electrode. The procedure then implants an impurity ion according to a channel of a target MOS transistor, so as to specify a drain area and a source area. In the process of specifying the drain area and the source area, a resist is formed in advance on at least a peripheral portion of the gate oxide film in a high-breakdown-voltage MOS transistor, so as to prevent implantation of the impurity ion in an under-layer region below the peripheral portion of the gate oxide film.Type: ApplicationFiled: August 2, 2002Publication date: February 20, 2003Applicant: SEIKO EPSON CORPORATIONInventors: Atsushi Kanda, Yasushi Haga
-
Patent number: 6521955Abstract: In a semiconductor device having memory cells and peripheral circuits, the memory cells and the peripheral circuits are formed on a semiconductor substrate. Source regions, drain regions and gate electrodes of MOS transistors in the peripheral circuits are comprised of a refractory metallic silicide layer. Gate electrodes of MOS transistors in the memory cells are comprised of the refractory metallic silicide. Source and drain regions of the MOS transistors in the memory cells are not comprised of the refractory metallic silicide layer.Type: GrantFiled: September 28, 2000Date of Patent: February 18, 2003Assignee: Oki Electric Industry Co., Ltd.Inventors: Jiro Ida, Naoko Nakayama
-
Patent number: 6521963Abstract: A gate electrode (GE1) includes a polysilicon layer (4C), silicon oxide films (reoxidation films) 14, a metal layer (50C), and silicide films (15). The polysilicon layer (4C) is formed on a main surface (3BS) of a gate insulating film (3B), and the silicon oxide films (14) are formed on the side walls (4CW) of the polysilicon layer (4C). The metal layer (50C) is formed in contact with the main surface (4CS1) of the polysilicon layer (4C) on the opposite side to the gate insulating film (3B). The silicide films (15) are formed on the side walls (50CW) of the metal layer (50C) (which are composed of side walls (51CW and 52CW) of first and second metal layers (51 and 52)). After the silicide films (15) are formed, the metal layer (50C) is protected by the silicide films (15). This structure provides an MOS transistor having a polymetal gate in which oxidation of the metal layer is prevented to realize lower resistivity.Type: GrantFiled: December 30, 1999Date of Patent: February 18, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazunobu Ota, Masashi Kitazawa, Masayoshi Shirahata
-
Patent number: 6522001Abstract: The present invention provides methods of forming local interconnect structures for integrated circuits. A representative embodiment includes depositing a silicon source layer over a substrate having at least one topographical structure thereon. The silicon source layer preferably comprising silicon rich silicon nitride, silicon oxynitride or other silicon source having sufficient free silicon to form a silicide but not so much free silicon as to result in formation of stringers (i.e., does not comprise polysilicon). The silicon source layer is preferably deposited over an active area in the substrate and at least a portion of the topographical structure. A silicide forming material, e.g., a refractory metal, is deposited directly on selected regions of the silicon source layer and over the topographical structure. A silicide layer is made from the silicide forming material and the silicon source layer preferably by annealing the structure.Type: GrantFiled: December 17, 2001Date of Patent: February 18, 2003Assignee: Micron Technology, Inc.Inventor: Jigish D. Trivedi
-
Patent number: 6518153Abstract: A method of making embedded DRAM devices having integrated therein a gate electrode of low sheet resistance satisfying the requirement of high performance logic circuitry is provided. The gate electrode on a semiconductor substrate comprises a gate oxide film, a polysilicon film, a metal, a lightly doped diffusion layer, silicon dioxide spacers, and a source/drain diffusion layer. The metal is planted in an opening, where a capped silicon nitride used to occupy, on top the polysilicon film.Type: GrantFiled: May 2, 2000Date of Patent: February 11, 2003Assignee: Nanya Technology CorporationInventors: Chi-hui Lin, Chung Lin Huang