Including High Voltage Or High Power Devices Isolated From Low Voltage Or Low Power Devices In The Same Integrated Circuit Patents (Class 257/500)
-
Patent number: 8816497Abstract: An electronic component includes a III-N transistor and a III-N rectifying device both encased in a single package. A gate electrode of the III-N transistor is electrically connected to a first lead of the single package or to a conductive structural portion of the single package, a drain electrode of the III-N transistor is electrically connected to a second lead of the single package and to a first electrode of the III-N rectifying device, and a second electrode of the III-N rectifying device is electrically connected to a third lead of the single package.Type: GrantFiled: January 8, 2010Date of Patent: August 26, 2014Assignee: Transphorm Inc.Inventor: Yifeng Wu
-
Patent number: 8809990Abstract: Provided are a semiconductor device including a high voltage transistor and a low voltage transistor and a method of manufacturing the same. The semiconductor device includes a semiconductor substrate including a high voltage region and a low voltage region; a high voltage transistor formed in the high voltage region and including a first active region, a first source/drain region, a first gate insulating layer, and a first gate electrode; and a low voltage transistor formed in the low voltage region and including a second active region, a second source/drain region, a second gate insulating layer, and a second gate electrode. The second source/drain region has a smaller thickness than a thickness of the first source/drain region.Type: GrantFiled: September 12, 2012Date of Patent: August 19, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Shigenobu Maeda, Hyun-pil Noh, Choong-ho Lee, Seog-heon Ham
-
Patent number: 8803280Abstract: The present invention discloses a high-voltage ESD protection device including a silicon controlled rectifier and a first PNP transistor. The silicon controlled rectifier includes a high-voltage P-well and N-well; a first N+ and P+ diffusion region are formed in the high-voltage P-well; a second N+ and P+ diffusion region are formed in the high-voltage N-well. The first PNP transistor comprises an N-type buried layer; a low-voltage N-well formed in the N-type buried layer; and a base, emitter and collector formed in the low-voltage N-well. The base and emitter are shorted together; the collector is shorted to the second N+ diffusion region and the second P+ diffusion region; the first N+ diffusion region is shorted to the first P+ diffusion region to act as a ground terminal. The high-voltage ESD protection device can effectively adjust the ESD trigger voltage and improve the snapback sustaining voltage after the device is switched on.Type: GrantFiled: October 18, 2011Date of Patent: August 12, 2014Assignee: Shanghai Hua Hong NEC Electronics Co., Ltd.Inventor: Qing Su
-
Patent number: 8796810Abstract: An organic light-emitting display device comprises a substrate, an anode electrode formed on the substrate, an organic layer formed on the anode electrode, a cathode electrode formed on the organic layer, and an organic capping layer formed on the cathode electrode and containing a capping organic material and a rare-earth material which has higher oxidizing power than the material which forms the cathode electrode.Type: GrantFiled: January 13, 2014Date of Patent: August 5, 2014Assignee: Samsung Display Co., Ltd.Inventors: Won-Jun Song, Sung-Soo Koh, Sun-Hee Lee, Jung-Ha Son, Boo-Young Jun, Kwan-Hee Lee
-
Patent number: 8779527Abstract: A method and circuit in which the drive strength of a FinFET transistor can be selectively modified, and in particular can be selectively reduced, by omitting the LDD extension formation in the source and/or in the drain of the FinFET. One application of this approach is to enable differentiation of the drive strengths of transistors in an integrated circuit by applying the technique to some, but not all, of the transistors in the integrated circuit. In particular in a SRAM cell formed from FinFET transistors the application of the technique to the pass-gate transistors, which leads to a reduction of the drive strength of the pass-gate transistors relative to the drive strength of the pull-up and pull-down transistors, results in improved SRAM cell performance.Type: GrantFiled: October 8, 2012Date of Patent: July 15, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Thomas Merelle, Gerben Doornbos, Robert James Pascoe Lander
-
Patent number: 8766365Abstract: In an embodiment, a circuit-protection device has first and second circuit-protection units, each comprising first and second nodes. A gate is between the first nodes of first and second circuit-protection units. The first nodes of first and second circuit-protection units are on a common active region.Type: GrantFiled: February 21, 2012Date of Patent: July 1, 2014Assignee: Micron Technology, Inc.Inventor: Mike Smith
-
Publication number: 20140167207Abstract: A potential isolation element is provided separately from a diode. An n-type low-concentration region is formed on a P-type layer. A first high-concentration N-type region is positioned in the n-type low-concentration region and is connected to a cathode electrode of the diode. A second high-concentration N-type region is positioned in the n-type low-concentration region, is disposed to be spaced from a first second-conduction-type high-concentration region, and is connected to a power supply interconnection of a first circuit. A first P-type region is formed in the n-type low-concentration region, and a bottom portion thereof is connected to the P-type layer. A ground potential is applied to the first P-type region, and the first P-type region is positioned in the vicinity of the first high-concentration N-type region.Type: ApplicationFiled: December 3, 2013Publication date: June 19, 2014Applicant: Renesas Electronics CorporationInventors: Yoshinori KAYA, Yasushi NAKAHARA
-
Patent number: 8749223Abstract: Various exemplary embodiments relate to an isolation device including a semiconductor layer and an insulation layer. The insulation layer insulates a central portion of the semiconductor layer. A high voltage terminal connects to the insulation layer, a first low voltage terminal connects to a first non-insulated portion of the semiconductor layer, and a second low voltage terminal connects to a second non-insulated portion of the semiconductor layer. The first and second low voltage terminals are electrically connected via the semiconductor layer. A voltage applied to the high voltage terminal influences the conductance of the semiconductor layer. The high voltage terminal is galvanically isolated from the first and second low voltage terminals.Type: GrantFiled: June 22, 2011Date of Patent: June 10, 2014Assignee: NXP B.V.Inventors: Maarten Jacobus Swanenberg, Dusan Golubovic
-
Patent number: 8749018Abstract: An integrated semiconductor device is provided. The integrated semiconductor device has a first semiconductor region of a second conductivity type, a second semiconductor region of a first conductivity type forming a pn-junction with the first semiconductor region, a non-monocrystalline semiconductor layer of the first conductivity type arranged on the second semiconductor region, a first well and at least one second well of the first conductivity type arranged on the non-monocrystalline semiconductor layer and an insulating structure insulating the first well from the at least one second well and the non-monocrystalline semiconductor layer. Further, a method for forming a semiconductor device is provided.Type: GrantFiled: June 21, 2010Date of Patent: June 10, 2014Assignee: Infineon Technologies AGInventors: Matthias Stecher, Hans Weber, Lincoln O'Riain, Birgit von Ehrenwall
-
Patent number: 8741707Abstract: A method for fabricating an edge termination, which can be used in conjunction with GaN-based materials, includes providing a substrate of a first conductivity type. The substrate has a first surface and a second surface. The method also includes forming a first GaN epitaxial layer of the first conductivity type coupled to the first surface of the substrate and forming a second GaN epitaxial layer of a second conductivity type opposite to the first conductivity type. The second GaN epitaxial layer is coupled to the first GaN epitaxial layer. The substrate, the first GaN epitaxial layer and the second GaN epitaxial layer can be referred to as an epitaxial structure.Type: GrantFiled: December 22, 2011Date of Patent: June 3, 2014Assignee: Avogy, Inc.Inventors: Donald R. Disney, Isik C. Kizilyalli, Linda Romano, Andrew Edwards, Hui Nie
-
Patent number: 8735992Abstract: A power switch with active snubber. In accordance with a first embodiment, an electronic circuit includes a first power semiconductor device and a second power semiconductor device coupled to the first power semiconductor device. The second power semiconductor device is configured to oppose ringing of the first power semiconductor device.Type: GrantFiled: July 1, 2010Date of Patent: May 27, 2014Assignee: Vishay-SiliconixInventor: Kyle Terrill
-
Patent number: 8729616Abstract: An analog floating-gate electrode in an integrated circuit, and method of fabricating the same, in which trapped charge can be stored for long durations. The analog floating-gate electrode is formed in a polycrystalline silicon gate level, and includes portions serving as a transistor gate electrode, a plate of a metal-to-poly storage capacitor, and a plate of poly-to-active tunneling capacitors. Silicide-block silicon dioxide blocks the formation of silicide cladding on the electrode, while other polysilicon structures in the integrated circuit are silicide-clad.Type: GrantFiled: December 18, 2012Date of Patent: May 20, 2014Assignee: Texas Instruments IncorporatedInventors: Imran Mahmood Khan, Allan T. Mitchell, Kaiping Liu
-
Patent number: 8723288Abstract: A single crystal having a technologically generated cleavage surface that extends along a natural crystallographic cleavage plane with an accuracy of less than |0.001°| when measured over a length relevant for the technology of the single crystal or over each of a plurality of surface areas extending in the direction of separation and having a length ?2 mm within the technologically relevant surface area.Type: GrantFiled: September 7, 2011Date of Patent: May 13, 2014Assignee: Freiberger Compound Materials GmbHInventors: Ralf Hammer, Manfred Jurisch
-
Patent number: 8704329Abstract: SOI devices for plasma display panel driver chip, include a substrate, a buried oxide layer and an n-type SOI layer in a bottom-up order, where the SOI layer is integrated with an HV-NMOS device, an HV-PMOS device, a Field-PMOS device, an LIGBT device, a CMOS device, an NPN device, a PNP device and an HV-PNP device; the SOI layer includes an n+ doped region within the SOI layer at an interface between the n-type SOI layer and the buried oxide layer; and the n+ doped region has a higher doping concentration than the n-type SOI layer.Type: GrantFiled: December 29, 2010Date of Patent: April 22, 2014Assignee: University of Electronic Science and Technology of ChinaInventors: Ming Qiao, Bo Luo, Xi Hu, Jun Ye, Bo Zhang, Zhaoji Li
-
Patent number: 8704328Abstract: A high-voltage integrated circuit device has formed therein a high-voltage junction terminating region that is configured by a breakdown voltage region formed of an n-well region, a ground potential region formed of a p-region, a first contact region and a second contact region. An opposition section of the high-voltage junction terminating region, whose distance to an intermediate-potential region formed of a p-drain region is shorter than those of other sections, is provided with a resistance higher than those of the other sections. Accordingly, a cathode resistance of a parasitic diode formed of the p-region and the n-well region increases, locally reducing the amount of electron holes injected at the time of the input of a negative-voltage surge. As a result, an erroneous operation or destruction of a logic part of a high-side circuit can be prevented when the negative-voltage surge is applied to an H-VDD terminal or a Vs terminal.Type: GrantFiled: September 12, 2011Date of Patent: April 22, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Masaharu Yamaji
-
Patent number: 8680623Abstract: Techniques for combining transistors having different threshold voltage requirements from one another are provided. In one aspect, a semiconductor device comprises a substrate having a first and a second nFET region, and a first and a second pFET region; a logic nFET on the substrate over the first nFET region; a logic pFET on the substrate over the first pFET region; a SRAM nFET on the substrate over the second nFET region; and a SRAM pFET on the substrate over the second pFET region, each comprising a gate stack having a metal layer over a high-K layer. The logic nFET gate stack further comprises a capping layer separating the metal layer from the high-K layer, wherein the capping layer is further configured to shift a threshold voltage of the logic nFET relative to a threshold voltage of one or more of the logic pFET, SRAM nFET and SRAM pFET.Type: GrantFiled: March 29, 2012Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventors: Martin M. Frank, Arvind Kumar, Vijay Narayanan, Vamsi K. Paruchuri, Jeffrey Sleight
-
Patent number: 8683414Abstract: A semiconductor integrated circuit device having a control signal system for avoiding failure to check an indefinite signal propagation prevention circuit, for facilitating a check included in an automated tool, and for facilitating a power shutdown control inside a chip. In the semiconductor integrated circuit device, power shutdown priorities are provided by independent power domains (Area A to Area I). A method for preventing a power domain having a lower priority from being turned OFF when a circuit having a high priority is turned ON is also provided.Type: GrantFiled: April 18, 2013Date of Patent: March 25, 2014Assignee: Renesas Electronics CorporationInventors: Yusuke Kanno, Hiroyuki Mizuno, Yoshihiko Yasu, Kenji Hirose, Takahiro Irita
-
Patent number: 8674471Abstract: A semiconductor device supplying a charging current to a charging-target element includes: a semiconductor layer of a first conductivity type; a first semiconductor region of a second conductivity type formed on a main surface of the semiconductor layer and having a first node coupled to a first electrode of the charging-target element and a second node coupled to a power supply potential node supplied with a power supply voltage; a second semiconductor region of the first conductivity type formed in a surface of the first semiconductor region at a distance from the semiconductor layer and having a third node coupled to the power supply potential node; and a charge carrier drift restriction portion restricting drift of charge carrier from the third node to the semiconductor layer.Type: GrantFiled: August 28, 2012Date of Patent: March 18, 2014Assignee: Mitsubishi Electric CorporationInventor: Tomohide Terashima
-
Patent number: 8659112Abstract: A method of forming an integrated circuit (IC) including a core and a non-core PMOS transistor includes forming a non-core gate structure including a gate electrode on a gate dielectric and a core gate structure including a gate electrode on a gate dielectric. The gate dielectric for the non-core gate structure is at least 2 ? of equivalent oxide thickness (EOT) thicker as compared to the gate dielectric for the core gate structure. P-type lightly doped drain (PLDD) implantation including boron establishes source/drain extension regions in the substrate. The PLDD implantation includes selective co-implanting of carbon and nitrogen into the source/drain extension region of the non-core gate structure. Source and drain implantation forms source/drain regions for the non-core and core gate structure, wherein the source/drain regions are distanced from the non-core and core gate structures further than their source/drain extension regions. Source/drain annealing is performed after source and drain implantation.Type: GrantFiled: December 14, 2010Date of Patent: February 25, 2014Assignee: Texas Instruments IncorporatedInventors: Mahalingam Nandakumar, Amitabh Jain
-
Patent number: 8643085Abstract: A high-voltage-resistant semiconductor component (1) has vertically conductive semiconductor areas (17) and a trench structure (5). These vertically conductive semiconductor areas are formed from semiconductor body areas (10) of a first conductivity type and are surrounded by a trench structure (5) on the upper face (6) of the semiconductor component. For this purpose the trench structure has a base (7) and a wall area (8) and is filled with a material (9) with a relatively high dielectric constant (?r). The base area (7) of the trench structure (5) is provided with a heavily doped semiconductor material (11) of the same conductivity type as the lightly doped semiconductor body areas (17), and/or having a metallically conductive material (12).Type: GrantFiled: September 23, 2005Date of Patent: February 4, 2014Assignee: Infineon Technologies AGInventor: Frank Pfirsch
-
Patent number: 8637954Abstract: A semiconductor die includes a substrate, a first device region and a second device region. The first device region includes an epitaxial layer on the substrate and one or more semiconductor devices of a first type formed in the epitaxial layer of the first device region. The second device region is spaced apart from the first device region and includes an epitaxial layer on the substrate and one or more semiconductor devices of a second type formed in the epitaxial layer of the second device region. The epitaxial layer of the first device region is different than the epitaxial layer of the second device region so that the one or more semiconductor devices of the first type are formed in a different epitaxial layer than the one or more semiconductor devices of the second type.Type: GrantFiled: October 25, 2010Date of Patent: January 28, 2014Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Wolfgang Werner, Christoph Kadow
-
Patent number: 8637370Abstract: A high voltage trench MOS and its integration with low voltage integrated circuits is provided. Embodiments include forming, in a substrate, a first trench with a first oxide layer on side surfaces, a narrower second trench, below the first trench with a second oxide layer on side and bottom surfaces, and spacers on sides of the first and second trenches; removing a portion of the second oxide layer from the bottom surface of the second trench between the spacers; filling the first and second trenches with a first poly-silicon to form a drain region; removing the spacers, exposing side surfaces of the first poly-silicon; forming a third oxide layer on side and top surfaces of the first poly-silicon; and filling a remainder of the first and second trenches with a second poly-silicon to form a gate region on each side of the drain region.Type: GrantFiled: January 19, 2012Date of Patent: January 28, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Purakh Raj Verma, Yi Liang, Dong Yemin
-
Patent number: 8633541Abstract: An integrated circuit contains a voltage protection structure having a diode isolated DENMOS transistor with a guard element proximate to the diode and the DENMOS transistor. The guard element includes an active area coupled to ground. The diode anode is connected to an I/O pad. The diode cathode is connected to the DENMOS drain. The DENMOS source is grounded. A process of forming the integrated circuit is also disclosed.Type: GrantFiled: December 28, 2011Date of Patent: January 21, 2014Assignee: Texas Instruments IncorporatedInventors: Farzan Farbiz, Akram A. Salman
-
Patent number: 8618627Abstract: A semiconductor device can include a transistor and an isolation region. The transistor is formed in a semiconductor substrate having a first conductivity type. The transistor includes a drift region extending from a drain region toward a source region and having a second conductivity type. The drift region includes a first resurf region near a working top surface and having the first conductivity type. The high voltage isolation island region includes a first well region laterally offset from the drift region. The first well region has the second conductivity type. An isolation region is located laterally between the drain region and the first well region. The isolation region comprises a portion of the semiconductor substrate extending to the top working surface.Type: GrantFiled: June 24, 2010Date of Patent: December 31, 2013Assignee: Fairchild Semiconductor CorporationInventors: Sunglyong Kim, Jongjib Kim
-
Patent number: 8614480Abstract: A power MOSFET is formed in a semiconductor device with a parallel combination of a shunt resistor and a diode-connected MOSFET between a gate input node of the semiconductor device and a gate of the power MOSFET. A gate of the diode-connected MOSFET is connected to the gate of the power MOSFET. Source and drain nodes of the diode-connected MOSFET are connected to a source node of the power MOSFET through diodes. The drain node of the diode-connected MOSFET is connected to the gate input node of the semiconductor device. The source node of the diode-connected MOSFET is connected to the gate of the power MOSFET. The power MOSFET and the diode-connected MOSFET are integrated into the substrate of the semiconductor device so that the diode-connected MOSFET source and drain nodes are electrically isolated from the power MOSFET source node through a pn junction.Type: GrantFiled: July 3, 2012Date of Patent: December 24, 2013Assignee: Texas Instruments IncorporatedInventors: Jun Wang, Shuming Xu, Jacek Korec
-
Patent number: 8610237Abstract: A semiconductor apparatus includes a semiconductor chip, a lead frame that has a first surface having the semiconductor chip mounted thereover and a second surface opposite to the first surface, a bonding wire that couples the semiconductor chip and the lead frame, and a high dielectric constant layer that is disposed over a surface of the lead frame opposite to a surface having the semiconductor chip mounted thereover and that has a relative permittivity of 5 or more. The lead frame includes a source electrode lead coupled to the source of a semiconductor device formed over the semiconductor chip and a source-wire junction at which the source electrode lead and the bonding wire are coupled together. The high dielectric layer is disposed in a region including at least a position corresponding to the source-wire junction over the second surface of the lead frame.Type: GrantFiled: July 19, 2012Date of Patent: December 17, 2013Assignee: Renesas Electronics CorporationInventor: Naoki Sakura
-
Patent number: 8604563Abstract: In a power MISFET having a trench gate structure with a dummy gate electrode, a technique is provided for improving the performance of the power MISFET, while preventing electrostatic breakdown of a gate insulating film therein. A power MISFET having a trench gate structure with a dummy gate electrode, and a protective diode are formed on the same semiconductor substrate. The protective diode is provided between a source electrode and a gate interconnection. In a manufacturing method of such a semiconductor device, a polycrystalline silicon film for the dummy gate electrode and a polycrystalline silicon film for the protective diode are formed simultaneously. A source region of the power MISFET and an n+-type semiconductor region of the protective diode are formed in the same step.Type: GrantFiled: June 1, 2012Date of Patent: December 10, 2013Assignee: Renesas Electronics CorporationInventors: Yoshito Nakazawa, Yuji Yatsuda
-
Patent number: 8569881Abstract: A semiconductor device includes a baseplate and a first and a second insulated gate bipolar transistor (IGBT) substrate coupled to the baseplate. The semiconductor device includes a first and a second diode substrate coupled to the baseplate and a first, a second, and a third control substrate coupled to the baseplate. Bond wires couple the first and second IGBT substrates to the first control substrate. Bond wires couple the first and second IGBT substrates to the second control substrate via the first and second diode substrates, and bond wires couple the first and second IGBT substrates to the third control substrate via the second diode substrate.Type: GrantFiled: September 8, 2010Date of Patent: October 29, 2013Assignee: Infineon Technologies AGInventors: Reinhold Spanke, Waleri Brekel, Ivonne Benzler
-
Patent number: 8558296Abstract: An analog floating-gate electrode in an integrated circuit, and method of fabricating the same, in which trapped charge can be stored for long durations. The analog floating-gate electrode is formed in a polycrystalline silicon gate level, and includes portions serving as a transistor gate electrode, a plate of a metal-to-poly storage capacitor, and a plate of poly-to-active tunneling capacitors. Silicide-block silicon dioxide blocks the formation of silicide cladding on the electrode, while other polysilicon structures in the integrated circuit are silicide-clad.Type: GrantFiled: March 23, 2011Date of Patent: October 15, 2013Assignee: Texas Instruments IncorporatedInventors: Imran Mahmood Khan, Allan T. Mitchell, Kaiping Liu
-
Patent number: 8558349Abstract: The high voltage integrated circuit is disclosed. The high voltage integrated circuit comprises a low voltage control circuit, a floating circuit, a P substrate, a deep N well disposed in the substrate and a plurality of P wells disposed in the P substrate. The P wells and deep N well serve as the isolation structures. The low voltage control circuit is located outside the deep N well and the floating circuit is located inside the deep N well. The deep N well forms a high voltage junction barrier for isolating the control circuit from the floating circuit.Type: GrantFiled: August 11, 2006Date of Patent: October 15, 2013Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang, Ta-yung Yang
-
Patent number: 8552521Abstract: A semiconductor package removes power noise by using a ground impedance. The semiconductor package includes an analog circuit block, a digital circuit block, an analog ground impedance structure, a digital ground impedance structure, and an integrated ground. The integrated ground and the analog circuit block are electrically connected via the analog ground impedance structure, and the integrated ground and the digital circuit block are electrically connected via the digital ground impedance structure, and an inductance of the analog ground impedance structure is greater than an inductance of the digital ground impedance structure.Type: GrantFiled: December 16, 2009Date of Patent: October 8, 2013Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Eun-seok Song, Hee-seok Lee, Sung-woo Park
-
Patent number: 8551886Abstract: A method for semiconductor processing is provided wherein a workpiece having an underlying body and a plurality of features extending therefrom, is provided. A first set of the plurality of features extend from the underlying body to a first plane, and a second set of the plurality features extend from the underlying body to a second plane. A protection layer overlies each of the plurality of features and an isolation layer overlies the underlying body and protection layer, wherein the isolation has a non-uniform first oxide density associated therewith. The isolation layer anisotropically etched based on a predetermined pattern, and then isotropically etched, wherein a second oxide density of the isolation layer is substantially uniform across the workpiece. The predetermined pattern is based, at least in part, on a desired oxide density, a location and extension of the plurality of features to the first and second planes.Type: GrantFiled: April 9, 2008Date of Patent: October 8, 2013Assignee: Texas Instruments IncorporatedInventors: Kyle P. Hunt, Leila Elvira Noriega, Billy Alan Wofford, Asadd M. Hosein, Binghua Hu, Xinfen Chen
-
Publication number: 20130256829Abstract: An AlGaN/GaN HEMT includes a compound semiconductor stack structure; an element isolation structure which demarcates an element region on the compound semiconductor stack structure; a first insulating film which is formed on the element region and is not formed on the element isolation structure; a second insulating film which is formed on at least the element isolation structure and is higher in hydrogen content than the first insulating film; and a gate electrode which is formed on the element region of the compound semiconductor stack structure via the second insulating film.Type: ApplicationFiled: March 17, 2013Publication date: October 3, 2013Applicant: FUJITSU LIMITEDInventor: Toshihide KIKKAWA
-
Publication number: 20130249046Abstract: There is provided an integrated circuit includes an output driver and a configurable electrostatic discharging (ESD) power clamp element according to embodiments of the present invention. The output driver includes a first semiconductor element having a first conductivity type and electrically connected to a first power rail; and a second semiconductor element having a second conductivity type different from the first conductivity type and electrically connected to a second power rail. Specifically, the configurable ESD power clamp element is coupled between the first power rail and the second power rail to provide ESD protection when configured in a first hardware state, and forms a portion of the output driver when configured in a second hardware state, thereby increasing the design flexibility of the integrated circuit.Type: ApplicationFiled: March 26, 2012Publication date: September 26, 2013Inventors: Hsiang-Ming Chou, Kuo-Liang Pan, Chien-Feng Tseng, Yi-Chiu Tsai, Chien-Shao Tang, Hsin-Han Chen
-
Patent number: 8541833Abstract: A semiconductor component includes a sequence of layers, the sequence of layers including a first insulator layer, a first semiconductor layer disposed on the first insulator layer, a second insulator layer disposed on the first semiconductor layer, and a second semiconductor layer disposed on the second insulator layer. The semiconductor component also includes a plurality of devices at least partly formed in the first semiconductor layer. A first one of the plurality of devices is a power transistor formed in a first region of the first semiconductor layer and a first region of the second semiconductor layer. The first region of the first and second semiconductor layers are in electrical contact with one another through a first opening in the second insulator layer.Type: GrantFiled: April 8, 2011Date of Patent: September 24, 2013Assignee: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Anton Mauder, Helmut Strack, Franz Hirler
-
Patent number: 8530299Abstract: An electronic device including an integrated circuit can include a buried conductive region and a semiconductor layer overlying the buried conductive region, and a vertical conductive structure extending through the semiconductor layer and electrically connected to the buried conductive region. The integrated circuit can further include a doped structure having an opposite conductivity type as compared to the buried conductive region, lying closer to an opposing surface than to a primary surface of the semiconductor layer, and being electrically connected to the buried conductive region. The integrated circuit can also include a well region that includes a portion of the semiconductor layer, wherein the portion overlies the doped structure and has a lower dopant concentration as compared to the doped structure. In other embodiment, the doped structure can be spaced apart from the buried conductive region.Type: GrantFiled: January 18, 2012Date of Patent: September 10, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gary H. Loechelt, Gordon M. Grivna
-
Patent number: 8530996Abstract: A semiconductor device includes a high-side field-effect transistor including a high-side drain electrode, a high-side gate electrode, and a high-side source electrode; and a first low-side field-effect transistor including a first low-side drain electrode, a first low-side gate electrode and a first low-side source electrode, wherein the high-side source electrode and the first low-side drain electrode are shared as a single source and drain electrode, and the high-side drain electrode, the high-side gate electrode, the source and drain electrode, the first low-side gate electrode and the first low-side source electrode are arranged in this order while being interposed by gaps, respectively.Type: GrantFiled: June 15, 2011Date of Patent: September 10, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Ken Shono
-
Patent number: 8524558Abstract: This invention discloses a trenched metal oxide semiconductor field effect transistor (MOSFET) cell. The trenched MOSFET cell includes a trenched gate opened from a top surface of the semiconductor substrate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate. The trenched gate further includes at least two mutually insulated trench-filling segments each filled with materials of different work functions. In an exemplary embodiment, the trenched gate includes a polysilicon segment at a bottom portion of the trenched gate and a metal segment at a top portion of the trenched gate.Type: GrantFiled: October 4, 2011Date of Patent: September 3, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Sung-Shan Tai, YongZhong Hu
-
Patent number: 8513766Abstract: An inventive semiconductor device includes a semiconductor layer, a source region provided in a surface layer portion of the semiconductor layer, a drain region provided in the surface of the semiconductor layer in spaced relation from the source region, a gate insulation film provided in opposed relation to a portion of the surface of the semiconductor layer present between the source region and the drain region, a gate electrode provided on the gate insulation film, and a drain-gate isolation portion provided between the drain region and the gate insulation film for isolating the drain region and the gate insulation film from each other in non-contact relation.Type: GrantFiled: June 19, 2008Date of Patent: August 20, 2013Assignee: Rohm Co., Ltd.Inventors: Mitsuo Kojima, Shoji Takei
-
Patent number: 8482094Abstract: A semiconductor device includes: a first well and a second well formed in a substrate and having a different impurity doping concentration; a first isolation layer and a second isolation layer formed in the first well and the second well, respectively, and having a different depth; and a third isolation layer formed in a boundary region in which the first well and the second well are in contact with each other, and having a combination type of the first isolation layer and the second isolation layer.Type: GrantFiled: September 29, 2010Date of Patent: July 9, 2013Assignee: MagnaChip Semiconductor, Ltd.Inventor: Bo-Seok Oh
-
Patent number: 8466515Abstract: On a main surface of a semiconductor substrate, an N? semiconductor layer is formed with a dielectric portion including relatively thin and thick portions interposed therebetween. In a predetermined region of the N? semiconductor layer, an N-type impurity region and a P-type impurity region are formed. A gate electrode is formed on a surface of a portion of the P-type impurity region located between the N-type impurity region and the N? semiconductor layer. In a predetermined region of the N? semiconductor layer located at a distance from the P-type impurity region, another P-type impurity region is formed. As a depletion layer block portion, another N-type impurity region higher in impurity concentration than the N? semiconductor layer is formed from the surface of the N? semiconductor layer to the dielectric portion.Type: GrantFiled: April 20, 2011Date of Patent: June 18, 2013Assignee: Mitsubishi Electric CorporationInventor: Tomohide Terashima
-
Patent number: 8461668Abstract: A Power Management Integrated Circuit (PMIC) that includes a substrate, a high-side (HS) region on the substrate, a low-side (LS) region spaced from the first region, a device isolation layer interposed between the HS region and the LS region, a metal interconnection connected to the HS region across the device isolation layer and configured to permit a high-voltage current to flow in the HS region, and at least one electric field shield between the metal interconnection and the device isolation layer. Since the electric field shield is disposed under the metal interconnection, a sufficient breakdown voltage can be ensured for the HS region and the LS region.Type: GrantFiled: May 19, 2011Date of Patent: June 11, 2013Assignee: Dongbu HiTek Co., Ltd.Inventors: Jong Min Kim, Jae Hyun Yoo
-
Patent number: 8441095Abstract: A semiconductor integrated circuit device having a control signal system for avoiding failure to check an indefinite signal propagation prevention circuit, for facilitating a check included in an automated tool, and for facilitating a power shutdown control inside a chip. In the semiconductor integrated circuit device, power shutdown priorities are provided by independent power domains (Area A to Area I). A method for preventing a power domain having a lower priority from being turned OFF when a circuit having a high priority is turned ON is also provided.Type: GrantFiled: April 3, 2012Date of Patent: May 14, 2013Assignee: Renesas Electronics CorporationInventors: Yusuke Kanno, Hiroyuki Mizuno, Yoshihiko Yasu, Kenji Hirose, Takahiro Irita
-
Patent number: 8436419Abstract: A semiconductor device includes a high-breakdown-voltage transistor having a semiconductor layer. The semiconductor layer has an element portion and a wiring portion. The element portion has a first wiring on a front side of the semiconductor layer and a backside electrode on a back side of the semiconductor layer. The element portion is configured as a vertical transistor that causes an electric current to flow in a thickness direction of the semiconductor layer between the first wiring and the backside electrode. The backside electrode is elongated to the wiring portion. The wiring portion has a second wiring on the front side of the semiconductor layer. The wiring portion and the backside electrode provide a pulling wire that allows the electric current to flow to the second wiring.Type: GrantFiled: November 8, 2011Date of Patent: May 7, 2013Assignee: DENSO CORPORATIONInventors: Akira Yamada, Nozomu Akagi
-
Patent number: 8432014Abstract: Methods of fabricating semiconductor devices and structures thereof are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes forming a gate material stack over a workpiece having a first region and a second region. A composition or a thickness of at least one of a plurality of material layers of the gate material stack is altered in at least the second region. The gate material stack is patterned, forming a first transistor in the first region and forming a second transistor in the second region. Altering the composition or the thickness of the at least one of the plurality of material layers of the gate material stack in at least the second region results in a first transistor having a first threshold voltage and a second transistor having a second threshold voltage, the second threshold voltage having a different magnitude than the first threshold voltage.Type: GrantFiled: August 17, 2012Date of Patent: April 30, 2013Assignee: Infineon Technologies AGInventors: Knut Stahrenberg, Jin-Ping Han
-
Patent number: 8412409Abstract: Disclosed is an integrated circuit arrangement for safety-critical applications, such as for regulating and controlling tasks in an electronic brake system for motor vehicles. The arrangement includes several electronic, cooperating functional groups (25, 25?), with electric lines (30) provided to interconnect the functional groups (25, 25?). The functional groups consist of a first type and a second type, with the functional groups of the first type having at least the functional group redundant microprocessor system (1) or the functional group input/output devices (19). The functional groups of the second type have at least the functional groups actuator drivers (11, 15, 24, 35) and safety circuits (5, 5?, 7, 7?). The functional groups of the first type and the second type are grouped on a joint chip or chip support member (23).Type: GrantFiled: October 8, 2004Date of Patent: April 2, 2013Assignee: Continental Teves AG & Co. OHGInventors: Wolfgang Fey, Michael Zydek
-
Publication number: 20130069157Abstract: The present invention is directed to a semiconductor chip comprising a high voltage device and a low voltage device disposed thereon. The chip may be formed in several different configurations. For example, the semiconductor chip may include a NPN bipolar transistor, PNP bipolar transistor, a diode, an N channel DMOS transistor and the like. The first doped well being configured as a base of the DMOS transistor, a P channel DMOS transistor and the like.Type: ApplicationFiled: June 30, 2012Publication date: March 21, 2013Inventor: Hideaki Tsuchiko
-
Publication number: 20130069154Abstract: The present invention is directed to a semiconductor chip comprising a high voltage device and a low voltage device disposed thereon. The chip may be formed in several different configurations. For example, the semiconductor chip may include a NPN bipolar transistor, PNP bipolar transistor, a diode, an N channel DMOS transistor and the like. the first doped well being configured as a base of the DMOS transistor, a P channel DMOS transistor and the like. These and other embodiments are described in further detail below.Type: ApplicationFiled: September 20, 2011Publication date: March 21, 2013Applicant: Alpha and Omega Semiconductor IncorporatedInventor: Hideaki Tsuchiko
-
Patent number: 8395231Abstract: A semiconductor device supplying a charging current to a charging-target element includes: a semiconductor layer of a first conductivity type; a first semiconductor region of a second conductivity type formed on a main surface of the semiconductor layer and having a first node coupled to a first electrode of the charging-target element and a second node coupled to a power supply potential node supplied with a power supply voltage; a second semiconductor region of the first conductivity type formed in a surface of the first semiconductor region at a distance from the semiconductor layer and having a third node coupled to the power supply potential node; and a charge carrier drift restriction portion restricting drift of charge carrier from the third node to the semiconductor layer.Type: GrantFiled: July 31, 2007Date of Patent: March 12, 2013Assignee: Mitsubishi Electric CorporationInventor: Tomohide Terashima
-
Patent number: 8378446Abstract: Structures and methods are disclosed for the electrical isolation of semiconductor devices. A method of forming a semiconductor device may include providing a second integrated device region on a substrate that is spaced apart from a first integrated device region. An isolation region may be interposed between the first integrated device region and the second integrated device region. The isolation region may include an isolation recess that projects into the substrate to a first predetermined depth, and that may be extended to a second predetermined depth.Type: GrantFiled: May 2, 2011Date of Patent: February 19, 2013Assignee: Micron Technology, Inc.Inventor: Sukesh Sandhu