With Metallic Conductor Within Isolating Dielectric Or Between Semiconductor And Isolating Dielectric (e.g., Metal Shield Layer Or Internal Connection Layer) Patents (Class 257/508)
-
Patent number: 8598677Abstract: Provided are a semiconductor device and a method for manufacturing the same. Since an additional space for forming a shield line is unnecessary, the critical dimension of metal lines is reduced, thereby improving data transfer characteristics, signaling characteristics and noise characteristics of the metal lines. The semiconductor device includes: a plurality of metal lines disposed on the semiconductor device; a plurality of insulation layers disposed on the metal lines; and a plurality of shield lines disposed between the insulation layers.Type: GrantFiled: July 23, 2010Date of Patent: December 3, 2013Assignee: Hynix Semiconductor IncInventor: Sang Soo Lee
-
Patent number: 8569869Abstract: A method of manufacture of an integrated circuit packaging system includes: mounting an integrated circuit over a package carrier; mounting a rounded interconnect on the package carrier; mounting a conductive shield over the package carrier, the conductive shield having an elevated portion and a hole adjacent to the elevated portion with the elevated portion over the integrated circuit and the rounded interconnect exposed from the hole; and forming an encapsulation between the conductive shield and the package carrier with the rounded interconnect exposed.Type: GrantFiled: March 23, 2010Date of Patent: October 29, 2013Assignee: Stats Chippac Ltd.Inventors: HyungSang Park, A Leam Choi, JoHyun Bae
-
Patent number: 8569860Abstract: In a semiconductor device having line type active regions and a method of fabricating the semiconductor device, the semiconductor device includes a device isolation layer which defines the line type active regions in a in a semiconductor substrate. Gate electrodes which are parallel to each other and intersect the line type active regions are disposed over the semiconductor substrate. Here, the gate electrodes include both a device gate electrode and a recessed device isolation gate electrode. Alternatively, each of the gate electrodes is constituted of a device gate electrode and a planar type device isolation gate electrode, and a width of the planar type device isolation gate electrode greater than a width of the device gate electrode.Type: GrantFiled: October 15, 2010Date of Patent: October 29, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Kye-Hee Yeom
-
Publication number: 20130264676Abstract: The invention provides a semiconductor package with a through silicon via (TSV) interconnect and a method for fabricating the same. An exemplary embodiment of the semiconductor package with a TSV interconnect includes a semiconductor substrate. A through hole is formed through the semiconductor substrate. A TSV interconnect is disposed in a through hole. A conductive layer lines a sidewall of the through hole, surrounding the TSV interconnect.Type: ApplicationFiled: March 18, 2013Publication date: October 10, 2013Applicant: MEDIATEK INC.Inventors: Ming-Tzong YANG, Cheng-Chou HUNG, Yu-Hua HUANG, Wei-Che HUANG
-
Publication number: 20130256831Abstract: A semiconductor memory device that has an isolated area formed from one conductivity and formed in part by a buried layer of a second conductivity that is implanted in a substrate. The walls of the isolated area are formed by implants that are formed from the second conductivity and extend down to the buried layer. The isolated region has implanted source lines and is further subdivided by overlay strips of the second conductivity that extend substantially down to the buried layer. Each isolation region can contain one or more blocks of memory cells.Type: ApplicationFiled: May 23, 2013Publication date: October 3, 2013Applicant: Micron Technology, Inc.Inventor: Frankie F. Roohparvar
-
Publication number: 20130256830Abstract: Semiconductor-on-oxide structures and related methods of forming such structures are disclosed. In one case, a method includes: forming a first dielectric layer over a substrate; forming a first conductive layer over the first dielectric layer, the first conductive layer including one of a metal or a silicide; forming a second dielectric layer over the first conductive layer; bonding a donor wafer to the second dielectric layer, the donor wafer including a donor dielectric and a semiconductor layer; cleaving the donor wafer to remove a portion of the donor semiconductor layer; forming at least one semiconductor isolation region from an unremoved portion of the donor semiconductor layer; and forming a contact to the first conductive layer through donor dielectric and the second dielectric layer.Type: ApplicationFiled: March 30, 2012Publication date: October 3, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John E. Barth, JR., Herbert L. Ho, Babar A. Khan, Kirk D. Peterson
-
Patent number: 8536711Abstract: A semiconductor device includes a through electrode that penetrates through a silicon substrate, an isolation trench provided to penetrate through the silicon substrate to surround the through electrode, a first silicon film in contact with an inner surface of the isolation trench, a second silicon film in contact with an outer surface of the isolation trench, and an insulation film provided between the first and second silicon films.Type: GrantFiled: April 13, 2011Date of Patent: September 17, 2013Assignee: Elpida Memory, Inc.Inventor: Shiro Uchiyama
-
Publication number: 20130234282Abstract: A method for fabricating a semiconductor substrate includes defining an active region by forming a device isolation layer over the substrate, forming a first trench dividing the active region into a first active region and a second active region, forming a buried bit line filling a portion of the first trench, forming a gap-filling layer gap-filling an upper portion of the first trench over the buried bit line, forming second trenches by etching the gap-filling layer and the device isolation layer in a direction crossing the buried bit line, and forming a first buried word line and a second buried word line filling the second trenches, wherein the first buried word line and the second buried word line are shaped around sidewalls of the first active region and the second active region, respectively.Type: ApplicationFiled: April 29, 2013Publication date: September 12, 2013Applicant: SK hynix Inc.Inventor: Jung-Woo PARK
-
Publication number: 20130234198Abstract: A novel electrical circuit protection design with dielectrically-isolated diode configuration and architecture is disclosed. In one embodiment of the invention, a plurality of diodes connected in series is monolithically integrated in a single piece of semiconductor substrates by utilizing dielectrically-isolated trenching and silicon-on-insulator substrates, which enable formation of “silicon islands” to insulate a diode structure electrically from adjacent structures. In one embodiment of the invention, the plurality of diodes connected in series includes at least one Zener diode, which provides a clamping voltage approximately equal to its breakdown voltage value in case of a voltage spike or a power surge event.Type: ApplicationFiled: March 6, 2012Publication date: September 12, 2013Applicant: Manufacturing Networks Incorporated (MNI)Inventors: Moiz Khambaty, David Burgess, Vallangiman V. Srinivasan
-
Patent number: 8513782Abstract: One aspect of the invention relates to a shielding device for shielding from electromagnetic radiation, including a shielding base element, a shielding cover element and a shielding lateral element for electrically connecting the base element to the cover element in such that a circuit part to be shielded is arranged within the shielding elements. Since at least one partial section of the shielding elements includes a semiconductor material, a shielding device can be realized completely and cost-effectively in an integrated circuit.Type: GrantFiled: July 7, 2011Date of Patent: August 20, 2013Assignee: Infineon Technologies AGInventors: Winfried Bakalski, Bernd Eisener, Uwe Seidel, Markus Zannoth
-
Patent number: 8516425Abstract: A system and method are provided for reducing signal skew. The method includes receiving a netlist having components and connections among the components. Each connection has at least one signal wire. A plurality of net groups is identified, each net group including at least some of the connections and for which equivalent routing is desired. For each net group, the method includes systematically routing connection paths between the components for the connections, each connection path extending between an output of one of the components and an input to at least one other of the components and including at least one path fragment. Routing includes, for at least one of the connections of the net group, routing at least one grounded shielding wire in a routing channel adjacent and parallel to at least one of the path fragments of the connection path.Type: GrantFiled: July 9, 2012Date of Patent: August 20, 2013Assignee: LSI CorporationInventors: Andrey Nikitin, Ranko Scepanovic, Igor Kucherenko, William Lau, Cheng-Gang Kong, Hui-Yin Seto, Andrej Zolotykih, Ivan Pavisic, Sandeep Bhutani, Aiguo Lu, Ilya Lyalin
-
Publication number: 20130207227Abstract: A method, in one embodiment, can include forming a core trench and a termination trench in a substrate. The termination trench is wider than the core trench. In addition, a first oxide can be deposited that fills the core trench and lines the sidewalls and bottom of the termination trench. A first polysilicon can be deposited into the termination trench. A second oxide can be deposited above the first polysilicon. A mask can be deposited above the second oxide and the termination trench. The first oxide can be removed from the core trench. A third oxide can be deposited that lines the sidewalls and bottom of the core trench. The first oxide within the termination trench is thicker than the third oxide within the core trench.Type: ApplicationFiled: February 9, 2012Publication date: August 15, 2013Applicant: VISHAY-SILICONIXInventors: Misbah Ul Azam, Kyle Terrill
-
Patent number: 8508018Abstract: Methods for fabricating integrated circuit electrical interconnects and electrical interconnects are provided. Methods include providing a substrate having a surface, the surface having a feature formed therein wherein the feature is a trench or via, depositing a metal layer, the metal of the metal layer being selected from the group consisting of Ru, Co, Pt, Ir, Pd, Re, and Rh, onto surfaces of the feature, depositing a copper seed layer wherein the copper seed layer comprises a dopant and the dopant is selected from the group consisting of Mn, Mg, MgB2. P, B, Al, Co and combinations thereof, onto the metal layer, and depositing copper into the feature. Devices comprising copper interconnects having metal liner layers are provided. Devices having liner layers comprising ruthenium are provided.Type: GrantFiled: September 24, 2010Date of Patent: August 13, 2013Assignee: Intel CorporationInventors: Rohan N. Akolkar, Sridhar Balakrishnan, James S. Clarke, Christopher J. Jezewski, Philip Yashar
-
Publication number: 20130200487Abstract: A pattern structure for a semiconductor device includes a plurality of first patterns, each of the first patterns extending in a first direction in the shape of a line, neighboring first patterns being spaced apart from each other by a gap distance, the plurality of first patterns including a plurality of trenches in parallel with the line shapes, respective trenches being between neighboring first patterns, the plurality of trenches including long trenches and short trenches alternately arranged in a second direction substantially perpendicular to the first direction, and at least a second pattern, the second pattern being coplanar with the first pattern, end portions of the first patterns being connected to the second pattern.Type: ApplicationFiled: March 15, 2013Publication date: August 8, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: SAMSUNG ELECTRONICS CO., LTD.
-
Patent number: 8502311Abstract: It is disclosed a semiconductor transistor, comprising a semiconductor substrate (111) in which a channel region (115) and a drain extension region (119) connected to the channel region are provided; a gate electrode (127) configured to provide an electric field for influencing the channel region; a first electrically conductive shield element (131) extending in a horizontal direction (103) parallel to a main surface of the semiconductor substrate and being arranged beside the gate electrode spaced apart from the drain extension region in a vertical direction (105) perpendicular to the horizontal direction; and a second electrically conductive shield element (133) arranged spaced apart from the first shield element in the vertical direction, wherein the gate electrode protrudes over the first shield element in the vertical direction.Type: GrantFiled: April 25, 2011Date of Patent: August 6, 2013Assignee: NXP B.V.Inventor: Stephan Jo Cecile Henri Theeuwen
-
Patent number: 8502338Abstract: A device includes a semiconductor substrate of a first conductivity type, wherein the semiconductor substrate comprises a first surface and a second surface opposite the first surface. A through-substrate via (TSV) extends from the first surface to the second surface of the semiconductor substrate. A well region of a second conductivity type opposite the first conductivity type encircles the TSV, and extends from the first surface to the second surface of the semiconductor substrate.Type: GrantFiled: September 9, 2010Date of Patent: August 6, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Hsien-Pin Hu, Chin-Wei Kuo, Sally Liu
-
Patent number: 8502308Abstract: A low cost integration method for a plurality of deep isolation trenches on the same chip is provided. The trenches have an additional n-type or p-type doped region surrounding the trench—silicon interface. Providing such variations of doping the trench interface is achieved by using implantation masking layers or doped glass films structured by a simple resist mask. By simple layout variation of the top dimension of the trench various trench depths at the same time can be ensured. Using this method, wider trenches will be deeper and smaller trenches will be shallower.Type: GrantFiled: May 15, 2007Date of Patent: August 6, 2013Assignee: AMS AGInventors: Martin Schrems, Jong Mun Park
-
Publication number: 20130193550Abstract: A method for manufacturing an integrated circuit, including the steps of forming first transistors on a first semiconductor layer; depositing a first insulating layer above the first semiconductor layer and the first transistors, and leveling the first insulating layer; depositing a conductive layer above the first insulating layer, and covering the conductive layer with a second insulating layer; bonding a semiconductor wafer to the second insulating layer; thinning the semiconductor wafer to obtain a second semiconductor layer; and forming second transistors on the second semiconductor layer.Type: ApplicationFiled: January 28, 2013Publication date: August 1, 2013Applicants: Commissariat a l'Energie Atomique et aux Energies Alternatives, STMicroelectronics S.A.Inventors: STMicroelectronics S.A., Commissariat a l'Energie Atomique et aux Energies Alternatives
-
Publication number: 20130193549Abstract: Methods of manufacturing a semiconductor device are provided. The method includes forming an isolation region in a substrate to define active regions extending in a single direction and being spaced apart from each other by the isolation region, forming a conductive layer in the isolation region and the active regions, etching the conductive layer to form bit line trenches extending in a first direction that is non-perpendicular to the single direction, forming bit line patterns in respective ones of the bit line trenches, etching the conductive layer to form a plurality of plug trenches two dimensionally arrayed along the first direction and a second direction perpendicular to the first direction, and filling the plug trenches with an insulation material to define conductive plug patterns in portions of the active regions. Related semiconductor devices are also provided.Type: ApplicationFiled: September 13, 2012Publication date: August 1, 2013Applicant: SK HYNIX INC.Inventor: Jin Yul LEE
-
Patent number: 8497543Abstract: A semiconductor memory device includes a semiconductor substrate, a plurality of element isolations, a plurality of first stacked bodies, a second stacked body, and an interlayer insulating film. Distance between each of the first stacked bodies and the second stacked body is longer than distance between adjacent ones of the first stacked bodies. A first void is formed in the interlayer insulating film between the first stacked bodies. A second void is formed in the interlayer insulating film between one of the first stacked bodies and the second stacked body. And, a lower end of the second void is located above a lower end of the first void.Type: GrantFiled: September 16, 2011Date of Patent: July 30, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Jun Ogi, Takeshi Kamigaichi, Tatsuo Izumi
-
Patent number: 8487400Abstract: The present invention extends the above referenced continuation-in-part application by in addition creating high quality electrical components, such as inductors, capacitors or resistors, on a layer of passivation or on the surface of a thick layer of polymer. In addition, the process of the invention provides a method for mounting discrete electrical components at a significant distance removed from the underlying silicon surface.Type: GrantFiled: October 23, 2007Date of Patent: July 16, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Publication number: 20130175663Abstract: A semiconductor memory device includes linear patterns disposed between isolation trenches extending in a first direction in a semiconductor device and having a first crystal direction the same as the semiconductor substrate. A bridge pattern connects at least two adjacent linear patterns and includes a semiconductor material having a second crystal direction different from the first crystal direction. A first isolation layer pattern is disposed in at least one of the isolation trenches in a field region of the semiconductor substrate. Memory cells are disposed on at least one of the linear patterns.Type: ApplicationFiled: December 27, 2012Publication date: July 11, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Samsung Electronics Co., Ltd.
-
Patent number: 8482107Abstract: A device that comprises a plurality of circuit elements on a substrate; a shielding element between at least two of the plurality of circuit elements; and a bonding element that electrically connects the shielding element to a grounding circuit of a semiconductor chip that is on the substrate.Type: GrantFiled: November 8, 2010Date of Patent: July 9, 2013Assignee: Sony CorporationInventors: Shinji Rokuhara, Shuichi Oka, Katsuji Matsumoto, Shusaku Yanagawa
-
Patent number: 8482095Abstract: A semiconductor device includes a plurality of high-voltage insulated-gate field-effect transistors arranged in a matrix form on the main surface of a semiconductor substrate and each having a gate electrode, a gate electrode contact formed on the gate electrode, and a wiring layer which is formed on the gate electrode contacts adjacent in a gate-width direction to electrically connect the gate electrodes arranged in the gate-width direction. And the device includes shielding gates provided on portions of an element isolation region which lie between the transistors adjacent in the gate-width direction and gate-length direction and used to apply reference potential or potential of a polarity different from that of potential applied to the gate of the transistor to turn on the current path of the transistor to the element isolation region.Type: GrantFiled: April 14, 2011Date of Patent: July 9, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Kikuko Sugimae, Takeshi Kamigaichi
-
Patent number: 8481374Abstract: A substrate diode of an SOI device may be formed on the basis of contact regions in an early manufacturing stage, i.e., prior to patterning gate electrode structures of transistors, thereby imparting superior stability to the sensitive diode regions, such as the PN junction. In some illustrative embodiments, only one additional deposition step may be required compared to conventional strategies, thereby providing a very efficient overall process flow.Type: GrantFiled: October 28, 2010Date of Patent: July 9, 2013Assignee: GLOBALFOUNDRIES Inc.Inventor: Thilo Scheiper
-
Publication number: 20130147007Abstract: Two trenches having different widths are formed in a semiconductor-on-insulator (SOI) substrate. An oxygen-impermeable layer and a fill material layer are formed in the trenches. The fill material layer and the oxygen-impermeable layer are removed from within a first trench. A thermal oxidation is performed to convert semiconductor materials underneath sidewalls of the first trench into an upper thermal oxide portion and a lower thermal oxide portion, while the remaining oxygen-impermeable layer on sidewalls of a second trench prevents oxidation of the semiconductor materials. After formation of a node dielectric on sidewalls of the second trench, a conductive material is deposited to fill the trenches, thereby forming a conductive trench fill portion and an inner electrode, respectively. The upper and lower thermal oxide portions function as components of dielectric material portions that electrically isolate two device regions.Type: ApplicationFiled: December 9, 2011Publication date: June 13, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Roger A. Booth, JR., Kangguo Cheng, Joseph Ervin, Chengwen Pei, Ravi M. Todi, Geng Wang
-
Publication number: 20130134548Abstract: In a semiconductor device, the thickness of an insulating film formed in a through hole is reduced, while an annular groove having an insulating material embedded therein is provided so as to ensure a sufficient total thickness of the insulator, whereby a through silicon via is provided with an insulating ring which is improved in both processability and functionality.Type: ApplicationFiled: November 8, 2012Publication date: May 30, 2013Applicant: Elpida Memory, Inc.Inventor: Elpida Memory, Inc.
-
Patent number: 8450731Abstract: A multi-layer film body comprises a plastic substrate strip conveyed in a first direction in a roll-to-roll process for printing electronic organic components on the substrate. A first electrically conducting layer is on the substrate, a semiconductor layer is on the first layer, an insulator layer is on the semiconductor layer and a second electrically conducting layer is on the insulator layer, the layers comprising a first interconnection assembly portion and a second electronic assembly portion successively positioned in the first direction, each portion comprising a central zone and a respective conductor tract input zone and conductor tract output zone bordering the respective central zones, the input, central and output zones of each portion each comprising parallel conductor tracts in the first conducting layer. Electrical connectors in the second conducting layer interconnect selected ones of the conductor tracts in the two portions.Type: GrantFiled: February 16, 2010Date of Patent: May 28, 2013Assignee: PolyIC GmbH & Co. KGInventors: Andreas Ullmann, Alexander Knobloch, Jurgen Krumm
-
Patent number: 8432022Abstract: A shielded embedded electronic component substrate includes a core dielectric layer having a die opening. An electrically conductive die shield lines the die opening. An electronic component is mounted within the die opening and to the die shield, where the die shield shields the electronic component. By mounting the electronic component within the die opening, the shielded embedded electronic component substrate is made relatively thin. Further, heat generated by the electronic component is dissipated to the die shield and to the ambient environment. Accordingly, the shielded embedded electronic component substrate is well suited for use when the electronic component generates a significant amount of heat, e.g., in high power applications.Type: GrantFiled: September 29, 2009Date of Patent: April 30, 2013Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Brett Dunlap, David Jon Hiner
-
Patent number: 8426941Abstract: A technique capable of promoting miniaturization of an RF power module used in a mobile phone etc. is provided. A directional coupler is formed inside a semiconductor chip in which an amplification part of the RF power module is formed. A sub-line of the directional coupler is formed in the same layer as a drain wire coupled to the drain region of an LDMOSFET, which will serve as the amplification part of the semiconductor chip. Due to this, the predetermined drain wire is used as a main line and the directional coupler is configured by a sub-line arranged in parallel to the main line via an insulating film, together with the main line.Type: GrantFiled: November 1, 2012Date of Patent: April 23, 2013Assignee: Renesas Electronics CorporationInventors: Satoshi Sakurai, Satoshi Goto, Toru Fujioka
-
Publication number: 20130093043Abstract: An array or moat isolation structure for eDRAM and methods of manufacture is provided. The method includes forming a deep trench for a memory array and an isolation region. The method includes forming a node dielectric on exposed surfaces of the deep trench for the memory array and the isolation region. The method includes filling remaining portions of the deep trench for the memory array with a metal, and lining the deep trench of the isolation region with the metal. The method includes filling remaining portions of the deep trench for the isolation region with a material, on the metal within the deep trench for the memory array. The method includes recessing the metal within the deep trench for the memory array and the isolation region. The metal in the deep trench of the memory array is recessed to a greater depth than the metal in the isolation region.Type: ApplicationFiled: October 17, 2011Publication date: April 18, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Naoyoshi KUSABA, Oh-jung KWON, Zhengwen LI, Hongwen YAN
-
Patent number: 8421183Abstract: A structure includes a substrate comprising a region having a circuit or device which is sensitive to electrical noise. Additionally, the structure includes a first isolation structure extending through an entire thickness of the substrate and surrounding the region and a second isolation structure extending through the entire thickness of the substrate and surrounding the region.Type: GrantFiled: January 28, 2011Date of Patent: April 16, 2013Assignee: International Business Machines CorporationInventors: Hanyi Ding, Kai D. Feng, Zhong-Xiang He, Xuefeng Liu
-
Patent number: 8410574Abstract: An integrated microelectronic device is formed from a substrate having a first side and a second side and including a doped active zone (2) in the first side of the substrate. A circuit component is situated in the doped active zone. A through silicon via extends between the second side and the first side, the via being electrically isolated from the substrate by an insulating layer. A buffer zone is situated between the insulating layer and the doped active zone. This buffer zone is positioned under a shallow trench isolation zone provided around the doped active zone. The buffer zone functions to reduce the electrical coupling between the through silicon via and the doped active zone.Type: GrantFiled: December 7, 2010Date of Patent: April 2, 2013Assignee: STMicroelectronics (Crolles 2) SASInventors: Alexis Farcy, Maxime Rousseau
-
Patent number: 8410583Abstract: A security chip is disclosed. The security chip includes: a substrate; an integrated circuit disposed on the substrate, the integrated circuit including circuit elements, circuit interconnect layers connecting the circuit elements together, and interlayer contacts supporting the circuit interconnect layers; a shield to at least partially shield the integrated circuit; and at least one lightwell in the shield and the integrated circuit, wherein each lightwell has a closed shape formed from parts of the circuit interconnect layers and interlayer contacts, wherein no exploitable voltage can be measured on the parts of the circuit interconnect layers and interlayer contacts, and wherein each lightwell forms a path for light to penetrate to the substrate preventing the light from reaching the circuit elements. Related apparatus and methods are also disclosed.Type: GrantFiled: August 4, 2008Date of Patent: April 2, 2013Assignee: NDS LimitedInventors: John Walker, Tony Boswell
-
Patent number: 8399932Abstract: A semiconductor device includes a silicon substrate; an element isolation region; an element region including a first well; a contact region; a gate electrode extending from the element region to a sub-region of the element isolation region between the element region and the contact region; a source diffusion region; a drain diffusion region; a first insulating region contacting a lower end of the source diffusion region; a second insulating region contacting a lower end of the drain diffusion region; and a via plug configured to electrically connect the gate electrode with the contact region. The first well is disposed below the gate electrode and is electrically connected with the contact region via the silicon substrate under the sub-region. The lower end of the element isolation region except the sub-region is located lower than the lower end of the first well.Type: GrantFiled: May 31, 2011Date of Patent: March 19, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Eiji Yoshida, Akihisa Yamaguchi
-
Patent number: 8386979Abstract: Methods and apparatuses to design an Integrated Circuit (IC) with a shielding of wires. In at least one embodiment, a shielding mesh of at least two reference voltages (e.g., power and ground) is used to reduce both the capacitive coupling and the inductive coupling in routed signal wires in IC chips. In some embodiments, a type of shielding mesh (e.g., a shielding mesh with a window surrounded by a power ring, or a window with a parser set of shielding wires) is selected to make more routing area available in locally congested areas. In other embodiments, the shielding mesh is used to create or add bypass capacitance. Other embodiments are also disclosed.Type: GrantFiled: January 22, 2009Date of Patent: February 26, 2013Assignee: Synopsys, Inc.Inventors: Kenneth S. McElvain, William Halpin
-
Patent number: 8378445Abstract: A semiconductor structure includes a semiconductor substrate of a first conductivity, an epitaxial layer of a second conductivity on the substrate and a buried layer of the second conductivity interposed between the substrate and the epitaxial layer. A first trench structure extends through the epitaxial layer and the buried layer to the substrate and includes sidewall insulation and conductive material in electrical contact with the substrate at a bottom of the first trench structure. A second trench structure extends through the epitaxial layer to the buried layer and includes sidewall insulation and conductive material in electrical contact with the buried layer at a bottom of the second trench structure. A region of insulating material laterally extends from the conductive material of the first trench structure to the conductive material of the second trench structure and longitudinally extends to a substantial depth of the second trench structure.Type: GrantFiled: August 31, 2010Date of Patent: February 19, 2013Assignee: Infineon Technologies AGInventors: Brahim Elattari, Franz Hirler
-
Patent number: 8378490Abstract: A method of integrated circuit fabrication is provided, and more particularly fabrication of a semiconductor apparatus with a metallic alloy. An exemplary structure for a semiconductor apparatus comprises a first silicon substrate having a first contact comprising a silicide layer between the substrate and a first metal layer; a second silicon substrate having a second contact comprising a second metal layer; and a metallic alloy between the first metal layer of the first contact and the second metal layer of the second contact.Type: GrantFiled: March 15, 2011Date of Patent: February 19, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chyi-Tsong Ni, I-Shi Wang, Hsin-Kuei Lee, Ching-Hou Su
-
Patent number: 8378466Abstract: Described herein are wafer-level semiconductor device packages with EMI shielding and related methods. In one embodiment, a semiconductor device package includes: (1) a semiconductor device; (2) a package body covering lateral surfaces of the semiconductor device, a lower surface of the package body and a lower surface of the semiconductor device defining a front surface; (3) a set of redistribution layers disposed adjacent to the front surface, the set of redistribution layers including a grounding element that includes a connection surface electrically exposed adjacent to at least one lateral surface of the set of redistribution layers; and (4) an EMI shield disposed adjacent to the package body and electrically connected to the connection surface of the grounding element. The grounding element provides an electrical pathway to ground electromagnetic emissions incident upon the EMI shield.Type: GrantFiled: November 19, 2009Date of Patent: February 19, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Tsung Chiu, Kuo-Hsien Liao, Wei-Chi Yih, Yu-Chi Chen, Chen-Chuan Fan
-
Publication number: 20130026599Abstract: A semiconductor device includes an isolation portion penetrating a semiconductor substrate from a first surface to a second surface positioned opposite the first surface. The isolation portion includes a first insulating film and a second insulating film. The first insulating film has a slit portion at a side of the first surface and the slit portion is buried with the second insulating film. The semiconductor device further includes an electrode penetrating the semiconductor substrate that is surrounded by the isolation portion.Type: ApplicationFiled: July 27, 2012Publication date: January 31, 2013Applicant: Elpida Memory, Inc.Inventors: Nobuyuki NAKAMURA, Takuyuki MURAMOTO, Takeo TSUKAMOTO
-
Publication number: 20130015553Abstract: A type of high voltage isolation trench, its fabrication method and an MOS device are disclosed. The isolation trench includes a trench extending to a buried oxide layer of a wafer, with high concentration N+ injected to a side wall of the trench, polysilicon being filled in the trench and oxides are being filled between the side wall of the trench and the polysilicon. Multiple composite structures are used to fill the vacant trench to reduce stress brought by trenching so as to improve performance of the device on one hand and to achieve the purpose of increasing breakdown voltage and improving superficial flatness on the other hand.Type: ApplicationFiled: January 13, 2012Publication date: January 17, 2013Applicant: NORTH CHINA UNIVERSITY OF TECHNOLOGYInventor: Yanfeng Jiang
-
Publication number: 20130015504Abstract: A TSV structure includes a wafer including a first side and a second side, a through via connecting the first side and the second side, a through via dielectric layer covering the inner wall of the through via, a conductive layer which fills up the through via and consists of a single material to be a seamless TSV structure, a first dielectric layer covering the first side and surrounding the conductive layer as well as a second dielectric layer covering the second side and part of the through via dielectric layer but partially covered by the conductive layer.Type: ApplicationFiled: July 11, 2011Publication date: January 17, 2013Inventors: Chien-Li Kuo, Chin-Sheng Yang, Ming-Tse Lin
-
Patent number: 8354732Abstract: A semiconductor device includes a SOI (silicon on insulator) substrate having a first region and a second region, a multilayer wiring layer formed on the SOI substrate and having an insulating layer and a wiring layer alternately stacked in this order, a first inductor formed over the SOI substrate, and a second inductor formed over the SOI substrate and positioned above the first inductor.Type: GrantFiled: July 8, 2011Date of Patent: January 15, 2013Assignee: Renesas Electronics CorporationInventor: Yasutaka Nakashiba
-
Publication number: 20130001738Abstract: A high breakdown voltage integrated circuit isolator device communicates a digital signal from a signal input on one semiconductor die to a signal output on another semiconductor die while providing high voltage isolation between the signal input and the signal output. Each die may include a respective capacitive isolation barrier structure that couple together via a bonding wire between combined top metal/bonding pads of the capacitive isolation barrier structures.Type: ApplicationFiled: June 30, 2011Publication date: January 3, 2013Applicant: SILICON LABORATORIES, INC.Inventor: Zhiwei Dong
-
Patent number: 8344479Abstract: Integrated circuit inductors (5) are formed by interconnecting various metal layers (10) in an integrated circuit with continuous vias (200). Using continuous vias (200) improves the Q factor over existing methods for high frequency applications. The contiguous length of the continuous vias should be greater than three percent of the length of the inductor (5).Type: GrantFiled: February 15, 2011Date of Patent: January 1, 2013Assignee: Texas Instruments IncorporatedInventors: Robert L. Pitts, Greg C. Baldwin
-
Patent number: 8338952Abstract: A method for fabricating an interconnect structure for interconnecting a semiconductor substrate to have three distinct patterned structures such that the interconnect structure provides both a low k and high structural integrity. The method includes depositing an interlayer dielectric onto the semiconductor substrate, forming a first pattern within the interlayer dielectric material by a first lithographic process that results in both via features and ternary features being formed in the interconnect structure. The method further includes forming a second pattern within the interlayer dielectric material by a second lithographic process to form line features within the interconnect structure. Hence the method forms the three separate distinct patterned structures using only two lithographic processes for each interconnect level.Type: GrantFiled: August 8, 2009Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Matthew E. Colburn, Elbert Huang, Satyanarayana V. Nitta, Sampath Purushothaman
-
Patent number: 8338875Abstract: Isolation trenches are formed in the main surface of a semiconductor substrate, and isolation regions. are embedded in these trenches. First insulating films, charge storage layers, a second insulating film, and a control gate are formed on the main surface of the semiconductor substrate sectioned by the isolation regions. Shielding layers are arranged in the isolation regions in such a manner that their bottom portions are lower than the channel regions and their upper portions are higher than at least the main surface of the semiconductor substrate to provide an electric and magnetic shield between their storage layers and channel regions of adjacent memory cells.Type: GrantFiled: May 18, 2009Date of Patent: December 25, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Takashi Nakao
-
Patent number: 8334580Abstract: A technique capable of promoting miniaturization of an RF power module used in a mobile phone etc. is provided. A directional coupler is formed inside a semiconductor chip in which an amplification part of the RF power module is formed. A sub-line of the directional coupler is formed in the same layer as a drain wire coupled to the drain region of an LDMOSFET, which will serve as the amplification part of the semiconductor chip. Due to this, the predetermined drain wire is used as a main line and the directional coupler is configured by a sub-line arranged in parallel to the main line via an insulating film, together with the main line.Type: GrantFiled: December 26, 2007Date of Patent: December 18, 2012Assignee: Renesas Electronics CorporationInventors: Satoshi Sakurai, Satoshi Goto, Toru Fujioka
-
Patent number: 8319282Abstract: A bipolar transistor structure includes an epitaxial layer on a semiconductor substrate, a bipolar transistor device formed in the epitaxial layer and a trench structure formed in the epitaxial layer adjacent at least two opposing lateral sides of the bipolar transistor device. The trench structure includes a field plate spaced apart from the epitaxial layer by an insulating material. The bipolar transistor structure further includes a base contact connected to a base of the bipolar transistor device, an emitter contact connected to an emitter of the bipolar transistor device and isolated from the base contact and an electrical connection between the emitter contact and the field plate.Type: GrantFiled: July 9, 2010Date of Patent: November 27, 2012Assignee: Infineon Technologies Austria AGInventors: Christoph Kadow, Thorsten Meyer, Norbert Krischke
-
Patent number: 8309993Abstract: A pixel of an image sensor includes a polysilicon layer, and an active region which needs to be electrically coupled with the polysilicon layer, wherein the polysilicon layer extends over a portion of the active region, such that the polysilicon layer and the active region are partially overlapped, and the polysilicon layer and the active region are coupled through a buried contact structure.Type: GrantFiled: July 16, 2010Date of Patent: November 13, 2012Assignee: Intellectual Ventures II LLCInventors: Woon-Il Choi, Hyung-Sik Kim, Ui-Sik Kim