Non-single Crystal, Or Recrystallized, Active Junction Adapted To Be Electrically Shorted (e.g., "anti-fuse" Element) Patents (Class 257/50)
-
Patent number: 7312513Abstract: An antifuse circuit includes a terminal, an antifuse transistor, and a bias transistor. The antifuse transistor is formed on a substrate. The antifuse transistor is coupled to the terminal and includes a first gate terminal coupled to receive a first select signal. The bias transistor is coupled between the substrate and a bias voltage terminal. The bias transistor has a second gate terminal and is operable to couple the bias voltage terminal to the substrate responsive to an assertion of a bias enable signal at the second gate terminal.Type: GrantFiled: July 10, 2006Date of Patent: December 25, 2007Inventor: William J. Wilcox
-
Patent number: 7276775Abstract: Damascene or non-damascene processing when used with a method that includes (a) forming a mask having an opening therethrough on a structure, said opening having sidewalls; (b) implanting an inhibiting species into said structure through the opening so as to form an inhibiting region in said structure; and (c) growing a dielectric layer on the structure in said opening, wherein the inhibiting region partially inhibits growth of the dielectric layer is capable of forming a semiconductor structure, e.g., MOSFET or anti-fuse, including a dual thickness dielectric layer. Alternatively, the dual thickness dielectric can be formed by replacing the inhibiting species mentioned above with a dielectric growth enhancement species which forms an enhancing region in the structure which aids in the growth of the dielectric layer.Type: GrantFiled: December 26, 2002Date of Patent: October 2, 2007Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Anthony J. Dally, John Atkinson Fifield, John Jesse Higgins, Jack Allan Mandelman, William Robert Tonti, Nicholas Martin van Heel
-
Patent number: 7269898Abstract: An antifuse including a bottom plate having a plurality of longitudinal members arranged substantially parallel to a first axis, a dielectric layer formed on the bottom plate, and a top plate having a plurality of longitudinal members arranged substantially parallel to a second axis, the top plate formed over the dielectric layer. Multiple edges formed at the interfaces between the top and bottom plates result in regions of localized charge concentration when a programming voltage is applied across the antifuse. As a result, the formation of the antifuse dielectric over the corners of the bottom plates enhance the electric field during programming of the antifuse. Reduced programming voltages can be used in programming the antifuse and the resulting conductive path between the top and bottom plates will likely form along the multiple edges.Type: GrantFiled: October 4, 2006Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventor: Jigish D. Trivedi
-
Patent number: 7259427Abstract: The present invention relates to a semiconductor device including a circuit composed of thin film transistors having a novel GOLD (Gate-Overlapped LDD (Lightly Doped Drain)) structure. The thin film transistor comprises a first gate electrode and a second electrode being in contact with the first gate electrode and a gate insulating film. Further, the LDD is formed by using the first gate electrode as a mask, and source and drain regions are formed by using the second gate electrode as the mask. Then, the LDD overlapping with the second gate electrode is formed. This structure provides the thin film transistor with high reliability.Type: GrantFiled: August 14, 2003Date of Patent: August 21, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hiroki Adachi
-
Patent number: 7256471Abstract: An antifuse element (102) having end corners (120, 122) of a gate electrode (104) positioned directly above an active area (106) or bottom electrode. The minimum programming voltage between the gate electrode (104) and the active area (106) creates a current path through an insulating layer (110) positioned therebetween. The high electric field created at the end corners (120, 122) of the gate electrode (104) results in a breakdown and rupture of the insulating layer (110) at points directly beneath the end corners (120, 122). This localization of the insulating layer (110) at the corners (120,122) provides for lower post program resistance and variation, and faster programming at a lower programming power. The antifuse elements (102) when integrated into an array (300, 320, 400, 550) provide for increased packing density. The array is fabricated to include multiple active areas (304) for individual antifuse element (302) programming or a common active area (324,405,426,506) for multi-element programming.Type: GrantFiled: March 31, 2005Date of Patent: August 14, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Won Gi Min, Robert W. Baird, Jiang-Kai Zuo, Gordon P. Lee
-
Patent number: 7253430Abstract: An ovonic phase-change semiconductor memory device having a reduced area of contact between electrodes of chalcogenide memories, and methods of forming the same are disclosed. Such memory devices are formed by forming a tip protruding from a lower surface of a lower electrode element. An insulative material is applied over the lower electrode such that an upper surface of the tip is exposed. A chalcogenide material and an upper electrode are either formed atop the tip, or the tip is etched into the insulative material and the chalcogenide material and upper electrode are deposited within the recess. This allows the memory cells to be made smaller and allows the overall power requirements for the memory cell to be minimized.Type: GrantFiled: August 20, 2003Date of Patent: August 7, 2007Assignee: Micron Technology, Inc.Inventors: Trung T. Doan, D. Mark Durcan, Brent D. Gilgen
-
Publication number: 20070170427Abstract: A semiconductor device comprises a semiconductor substrate, a MOS transistor and an antifuse element. The MOS transistor is formed on the semiconductor substrate and comprises a channel region and a gate electrode. The channel region has a predetermined conductive type. The antifuse element is formed on the semiconductor substrate and comprises a predetermined region and an antifuse electrode. The predetermined region has the predetermined conductive type and is formed by the channel region forming process. The antifuse electrode is formed by the gate electrode forming process. Preferably, the antifuse element is also of the predetermined conductive type.Type: ApplicationFiled: January 18, 2007Publication date: July 26, 2007Inventor: Kanta Saino
-
Patent number: 7247879Abstract: In a semiconductor integrated circuit device, testing pads (209b) using a conductive layer, such as relocation wiring layers (205) are provided just above or in the neighborhood of terminals like bonding pads (202b) used only for probe inspection at which bump electrodes (208) are not provided. Similar testing pads may be provided even with respect to terminals like bonding pads provided with bump electrodes. A probe test is executed by using these testing pads or under the combined use of under bump metallurgies antecedent to the formation of the bump electrodes together with the testing pads. According to the above, bump electrodes for pads dedicated for probe testing may not be added owing to the use of the testing pads. Further, the use of testing pads provided in the neighborhood of the terminals like the bonding pads and smaller in size than the under bump metallurgies enables a probe test to be executed after a relocation wiring process.Type: GrantFiled: June 23, 2004Date of Patent: July 24, 2007Assignee: Renesas Technology Corp.Inventors: Asao Nishimura, Syouji Syukuri, Gorou Kitsukawa, Toshio Miyamoto
-
Patent number: 7215002Abstract: An antifuse device (120) that includes a bias element (124) and an programmable antifuse element (128) arranged in series with one another so as to form a voltage divider having an output node (F) located between the bias and antifuse elements. When the antifuse device is in its unprogrammed state, each of the bias element and antifuse element is non-conductive. When the antifuse device is in its programmed state, the bias element remains non-conductive, but the antifuse element is conductive. The difference in the resistance of the antifuse element between its unprogrammed state and programmed state causes the difference in voltages seen at the output node to be on the order of hundreds of mili-volts when a voltage of 1 V is applied across the antifuse device. This voltage difference is so high that it can be readily sensed using a simple sensing circuit (228).Type: GrantFiled: February 4, 2005Date of Patent: May 8, 2007Assignee: International Business Machines CorporationInventors: John A. Fifield, Wagdi W. Abadeer, William R. Tonti
-
Patent number: 7157782Abstract: Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) transistor serves as an electrically-programmable antifuse. The antifuse transistor has source, drain, gate, and substrate terminals. The gate has an associated gate oxide. In its unprogrammed state, the gate oxide is intact and the antifuse has a relatively high resistance. During programming, the gate oxide breaks down, so in its programmed state the antifuse transistor has a relatively low resistance. The antifuse transistor can be programmed by injecting hot carriers into the substrate of the device in the vicinity of the drain. Because there are more hot carriers at the drain than at the substrate, the gate oxide is stressed asymmetrically, which enhances programming efficiency. Feedback can be used to assist in turning the antifuse transistor on to inject the hot carriers.Type: GrantFiled: February 17, 2004Date of Patent: January 2, 2007Assignee: Altera CorporationInventors: Chih-Ching Shih, Cheng H. Huang, Hugh Sung-Ki O, Yow-Juang Liu
-
Patent number: 7130207Abstract: A memory structure includes a memory storage element electrically coupled to a control element. The control element comprises a tunnel-junction device. The memory storage element may also comprise a tunnel-junction device. Methods for fusing a tunnel-junction device of a memory storage element without fusing a tunnel-junction device of an associated control element are disclosed. The memory storage element may have an effective cross-sectional area that is greater than an effective cross-sectional area of the control element. A memory structure comprises a memory storage element, a control element comprising a tunnel-junction device electrically coupled to the memory storage element and configured to control the state of the memory storage element, and a reference element. The reference element is configured as a reference to protect the control element when selectively controlling the state of the memory storage element.Type: GrantFiled: January 12, 2004Date of Patent: October 31, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Peter Fricke, Andrew L. Van Brocklin, James E. Ellenson
-
Patent number: 7126153Abstract: An organic transistor is capable of emitting light at high luminescence efficiency, operating at high speed, handling large electric power, and can be manufactured at low cost. The organic transistor includes an organic semiconductor layer between a source electrode and a drain electrode, and gate electrodes shaped like a comb or a mesh, which are provided at intervals approximately in the central part of the organic semiconductor layer approximately parallel to the source electrode and the drain electrode. The organic semiconductor layer consists of an electric field luminescent organic semiconductor material such as compounds of naphthalene, anthracene, tetracene, pentacene, hexacene, a phthalocyanine system compound, an azo system compound, a perylene system compound, a triphenylmethane compound, a stilbene compound, poly N-vinyl carbazole, and poly vinyl pyrene.Type: GrantFiled: December 16, 2002Date of Patent: October 24, 2006Assignee: Ricoh Company, Ltd.Inventors: Hiroyuki Iechi, Yoshikazu Akiyama, Hiroshi Kondoh, Takanori Tano
-
Patent number: 7074630Abstract: A light emitting layer including a quantum structure and the forming method of forming the same is provided. The forming method includes several steps. At first, a compound dielectric layer forms, including a dielectric layer and an impure dielectric layer, which comprises major elements and impurities. The compound dielectric layer is treated to drive the impurities to form the quantum structure in the dielectric layer according to the difference in characteristic between the major elements and impurities. For example, oxidizing the major elements to drive the impurities of the impure dielectric layer to form the quantum structure inside the dielectric layer, because the oxidizing capability of the major elements is stronger than that of the impurities. The quantum structure and compound dielectric layer construct the light emitting layer.Type: GrantFiled: May 20, 2003Date of Patent: July 11, 2006Assignee: United Microelectronics Corp.Inventors: Ting-Chang Chang, Po-Tsun Liu
-
Patent number: 7071534Abstract: An antifuse structure and method of use are disclosed. According to one embodiment of the present invention a first programming voltage is coupled to a well of a first conductivity type in a substrate of a second conductivity type in an antifuse. A second programming voltage is coupled to a conductive terminal of the second conductivity type in the antifuse to create a current path through an insulator between the conductive terminal and the well to program the antifuse. The first programming voltage may be coupled to an ohmic contact in the well in the antifuse.Type: GrantFiled: September 1, 2004Date of Patent: July 4, 2006Assignee: Micron Technology, Inc.Inventors: Kenneth W. Marr, Shubneesh Batra
-
Patent number: 7053406Abstract: An one-time programmable read only memory is provided. An N-type doping region and a first P-type doping layer are disposed in a P-type semiconductor substrate sequentially. A second P-type doping layer is disposed between the first P-type doping layer and the N-type doping region. The second P-type doping layer with higher doping level, which has a linear structure, is served as a bit line. An electrically conductive layer is disposed over the P-type semiconductor substrate. The electrically conductive layer also has a linear structure that crosses over the first P-type doping layer. The first N-type doping layer is disposed in the P-type semiconductor substrate between the electrically conductive layer and the first P-type doping layer. The arrangement of N-type and P-type doping layer is used to be selective diode device. An anti-fuse layer is disposed between the electrically conductive layer and the first N-type doping layer.Type: GrantFiled: April 1, 2005Date of Patent: May 30, 2006Assignee: MACRONIX International Co., Ltd.Inventors: ChiaHua Ho, Yen-Hao Shih, Hsiang-Lan Lung, Shih-Ping Hong, Shih-Chin Lee
-
Patent number: 7034328Abstract: A vertical geometry light emitting diode is disclosed that is capable of emitting light in the red, green, blue, violet and ultraviolet portions of the electromagnetic spectrum. The light emitting diode includes a conductive silicon carbide substrate, an InGaN quantum well, a conductive buffer layer between the substrate and the quantum well, a respective undoped gallium nitride layer on each surface of the quantum well, and ohmic contacts in a vertical geometry orientation.Type: GrantFiled: April 3, 2002Date of Patent: April 25, 2006Assignee: Cree, Inc.Inventors: Kathleen Marie Doverspike, John Adam Edmond, Hua-shuang Kong, Heidi Marie Dieringer, David B. Slater, Jr.
-
Patent number: 7023070Abstract: The present invention prevents electrostatic discharge damage which may occur when a device chip which has a circuit with fuses mounted thereon is packaged by COG packaging, without increasing an area occupied on the device chip. The height from the chip substrate surface to the top face 138b of the chip terminal 103b formed on the chip substrate surface 136 is formed to be higher than the height from the chip substrate surface to the top face 138a of the fuse terminal 103a. By this, an electrostatic discharge occurs at the chip terminal side when packaged in a COG packaging, so an electrostatic discharge does not occur to the fuse terminal side.Type: GrantFiled: December 31, 2003Date of Patent: April 4, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Katsuhiro Kato
-
Patent number: 6998639Abstract: A process for fabricating a highly stable and reliable semiconductor, comprising: coating the surface of an amorphous silicon film with a solution containing a catalyst element capable of accelerating the crystallization of the amorphous silicon film, and heat treating the amorphous silicon film thereafter to crystallize the film.Type: GrantFiled: December 27, 2001Date of Patent: February 14, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hisashi Ohtani, Akiharu Miyanaga, Takeshi Fukunaga, Hongyong Zhang
-
Patent number: 6979880Abstract: Systems and methods are provided for a scalable high-performance antifuse structure and process that has a low RC component, a uniform dielectric breakdown, and a very low, effective dielectric constant (keff) such that a programming pulse voltage is scalable with Vdd. One aspect of the present subject matter is an antifuse device that is positioned or coupled between a first metal level and a second metal level. One embodiment of the antifuse device includes a porous antifuse dielectric layer, and at least one injector Silicon-Rich-Insulator (SRI) layer in contact with the porous antifuse dielectric layer. In one embodiment, the porous antifuse dielectric layer includes SiO2 formed with air-filled voids. In one embodiment, the at least one injector SRI layer includes two injector Silicon-Rich-Nitride layers that sandwich the porous antifuse dielectric layer. Other aspects are provided herein.Type: GrantFiled: August 31, 2004Date of Patent: December 27, 2005Assignee: Micron Technology, Inc.Inventors: Arup Bhattacharyya, Joseph E. Geusic
-
Patent number: 6969869Abstract: The semiconductor device comprising a chalcogenide phase change material. The chalcogenide material being programmed from one resistance state to another resistance state by applying a programming current to a resistor which is in thermal contact with the chalcogenide material. The semiconductor device may be used as memory element or as a programmable fuse.Type: GrantFiled: September 5, 2003Date of Patent: November 29, 2005Assignee: Ovonyx, Inc.Inventors: Steve Hudgens, John D. Davis, Thomas J. McIntyre, John C. Rodgers, Keith K. Sturcken
-
Patent number: 6967350Abstract: A memory structure that includes a first electrode, a second electrode, a third electrode, a control element of a predetermined device type disposed between the first electrode and the second electrode, and a memory storage element of the predetermined device type disposed between the second electrode and the third electrode. The memory storage element has a cross-sectional area that is less than a cross-sectional area of the control element.Type: GrantFiled: April 2, 2002Date of Patent: November 22, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Peter J. Frick, Andrew Koll, James Stasiak, Andrew L. Van Brocklin, Lung T. Tran
-
Patent number: 6965156Abstract: A metal-to-metal antifuse having a lower metal electrode, a lower thin adhesion promoting layer disposed over the lower metal electrode, an amorphous carbon antifuse material layer disposed over the thin adhesion promoting layer, an upper thin adhesion promoting layer disposed over said antifuse material layer, and an upper metal electrode. The thin adhesion promoting layers are about 2 angstroms to 20 angstroms in thickness, and are from a material selected from the group comprising SixCy and SixNy. The ratio of x to y in SixCy is in a range of about 1+/?0.4, and the ratio of x to y in SixNy is in a range of about 0.75+/?0.225.Type: GrantFiled: December 27, 2002Date of Patent: November 15, 2005Assignees: Actel Corporation, Texas Tech University SystemInventors: Frank W. Hawley, A. Farid Issaq, John L. McCollum, Shubhra M. Gangopadhyay, Jorge A. Lubguban, Jin Miao Shen
-
Patent number: 6956278Abstract: A low-density, high-resistivity layer of a PVD sputter-deposited material, preferably titanium nitride, when coupled with a dielectric, makes a superior low-leakage insulating barrier for use in semiconductor devices. The material is created by sputtering methods that cause the ions to strike the deposition surface with reduced energy, for example in an ion metal plasma chamber with no self-bias accelerating ions normal to the deposition surface, or in a standard PVD chamber with pressure increased.Type: GrantFiled: June 30, 2003Date of Patent: October 18, 2005Assignee: Matrix Semiconductor, Inc.Inventor: S. Brad Herner
-
Patent number: 6946719Abstract: The invention provides for a vertically oriented junction diode having a contact-antifuse unit in contact with one of its electrodes. The contact-antifuse unit is formed either above or below the junction diode, and comprises a silicide with a dielectric antifuse layer formed on and in contact with it. In preferred embodiments, the silicide is cobalt silicide, and the antifuse preferably silicon oxide, silicon nitride, or silicon oxynitride grown on the colbalt silicide. The junction diode and contact-antifuse unit can be used as a memory cell, which is advantageously used in a monolithic three dimensional memory array.Type: GrantFiled: December 3, 2003Date of Patent: September 20, 2005Assignee: Matrix Semiconductor, IncInventors: Christopher J. Petti, S. Brad Herner
-
Patent number: 6943065Abstract: Systems and methods are provided for a scalable high-performance antifuse structure and process that has a low RC component, a uniform dielectric breakdown, and a very low, effective dielectric constant (keff) such that a programming pulse voltage is scalable with Vdd. One aspect of the present subject matter is an antifuse device that is positioned or coupled between a first metal level and a second metal level. One embodiment of the antifuse device includes a porous antifuse dielectric layer, and at least one injector Silicon-Rich-Insulator (SRI) layer in contact with the porous antifuse dielectric layer. In one embodiment, the porous antifuse dielectric layer includes SiO2 formed with air-filled voids. In one embodiment, the at least one injector SRI layer includes two injector Silicon-Rich-Nitride layers that sandwich the porous antifuse dielectric layer. Other aspects are provided herein.Type: GrantFiled: March 25, 2002Date of Patent: September 13, 2005Assignee: Micron Technology Inc.Inventors: Arup Bhattacharyya, Joseph E. Geusic
-
Patent number: 6936909Abstract: According to embodiments of the present invention, circuits have elements to protect a high-voltage transistor in a gate dielectric antifuse circuit. An antifuse has a layer of gate dielectric between a first terminal coupled to receive an elevated voltage and a second terminal, and a high-voltage transistor is coupled to the antifuse and has a gate terminal. An intermediate voltage between the supply voltage and the elevated voltage is coupled to the gate terminal of the high-voltage transistor to protect the high-voltage transistor.Type: GrantFiled: August 29, 2002Date of Patent: August 30, 2005Assignee: Micron Technology, Inc.Inventors: Kenneth W. Marr, John D. Porter
-
Patent number: 6933591Abstract: Programmable fuses for integrated circuits are provided. The fuses may be based on polysilicon or crystalline silicon fuse links coated with silicide or other conductive thin films. Fuses may be formed on silicon-on-insulator (SOI) substrates. A fuse may be blown by applying a programming current to the fuse link. The silicon or polysilicon in the fuses may be provided with a p-n junction. When a fuse is programmed, the silicide or other conductive film forms an open circuit. This forces current though the underlying p-n junction. Unlike conventional silicided polysilicon fuses, fuses with p-n junctions change their qualitative behavior when programmed. Unprogrammed fuses behave like resistors, while programmed fuses behave like diodes. The presence of the p-n junction allows sensing circuitry to determine in a highly accurate qualitative fashion whether a given fuse has been programmed.Type: GrantFiled: October 16, 2003Date of Patent: August 23, 2005Assignee: Altera CorporationInventors: Lakhbeer S. Sidhu, Irfan Rahim
-
Patent number: 6921925Abstract: In photonic integrated circuits (PICs) having at least one active semiconductor device, such as, a buried heterostructure semiconductor laser, LED, modulator, photodiode, heterojunction bipolar transistor, field effect transistor or other active device, a plurality of semiconductor layers are formed on a substrate with one of the layers being an active region. A current channel is formed through this active region defined by current blocking layers formed on adjacent sides of a designated active region channel where the blocking layers substantially confine the current through the channel. The blocking layers are characterized by being an aluminum-containing Group III-V compound, i.e., an Al-III-V layer, intentionally doped with oxygen from an oxide source. Also, wet oxide process or a deposited oxide source may be used to laterally form a native oxide of the Al-III-V layer.Type: GrantFiled: September 17, 2004Date of Patent: July 26, 2005Inventors: Fred A. Kish, Jr., Sheila K. Mathis, Charles H. Joyner, Richard P. Schneider
-
Patent number: 6919234Abstract: Method for producing an antifuse in a substrate, a first interconnect being applied to the substrate, a dielectric layer being applied at an end face of the first interconnect, which end face essentially runs vertically with respect to the substrate, a second interconnect being applied in such a way that it adjoins the dielectric layer with an end face, with the result that an antifuse structure is formed.Type: GrantFiled: November 26, 2003Date of Patent: July 19, 2005Assignee: Infineon Technologies AGInventors: Jürgen Lindolf, Florian Schamberger
-
Patent number: 6909115Abstract: There is disclosed a semiconductor device and a method of fabricating the semiconductor device in which a heat treatment time required for crystal growth is shortened and a process is simplified. Two catalytic element introduction regions are arranged at both sides of one active layer and crystallization is made. A boundary portion where crystal growth from one catalytic element introduction region meets crystal growth from the other catalytic element introduction region is formed in a region which becomes a source region or drain region.Type: GrantFiled: March 14, 2003Date of Patent: June 21, 2005Assignee: Semiconductor Energy Laboratory Co. Ltd.Inventors: Chiho Kokubo, Hirokazu Yamagata, Shunpei Yamazaki
-
Patent number: 6901004Abstract: The present invention relates to a high voltage switch used with a one-time programmable memory device and a method of setting a state of a one-time programmable memory device using such a high voltage switch. The memory device includes a plurality of one time programmable memory cells arranged in an array and adapted to be programmed using a high voltage, wherein each of the memory cells includes at least one storage element and two gated fuses connected to the storage element. A high voltage switch is connected to at least one of the memory cells and is adapted to switch in a high voltage.Type: GrantFiled: May 28, 2004Date of Patent: May 31, 2005Assignee: Broadcom CorporationInventors: Douglas D. Smith, Myron Buer, Bassem Radieddine
-
Patent number: 6897467Abstract: An ovonic phase-change semiconductor memory device having a reduced area of contact between electrodes of chalcogenide memories, and methods of forming the same, are disclosed. Such memory devices are formed by forming a tip protruding from a lower surface of a lower electrode element. An insulative material is applied over the lower electrode such that an upper surface of the tip is exposed. A chalcogenide material and an upper electrode are either formed atop the tip, or the tip is etched into the insulative material and the chalcogenide material and upper electrode are deposited within the recess. This allows the memory cells to be made smaller and allows the overall power requirements for the memory cell to be minimized.Type: GrantFiled: January 17, 2003Date of Patent: May 24, 2005Assignee: Micron Technology, Inc.Inventors: Trung T. Doan, D. Mark Durcan, Brent D. Gilgen
-
Patent number: 6888215Abstract: An interconnect structure in which a patterned anti-fuse material is formed therein comprising: a substrate having a first level of electrically conductive features; a patterned anti-fuse material formed on said substrate, wherein said patterned anti-fuse material includes an opening to at least one of said first level of electrically conductive features; a patterned interlevel dielectric material formed on said patterned anti-fuse material, wherein said patterned interlevel dielectric includes vias, as least one of said vias includes a via space; and a second level of electrically conductive features formed in said vias and via spaces.Type: GrantFiled: June 4, 2001Date of Patent: May 3, 2005Assignees: International Business Machines Corporation, Infineon TechnologiesInventors: Carl J. Radens, Axel C. Brintzinger
-
Patent number: 6878595Abstract: The present invention relates to a technique that can be used to reduce the sensitivity of integrated circuits to a failure mechanism to which some integrated circuits (ICs) are susceptible, known as latchup. The present invention relates to a scheme for suppressing latchup sensitivity by a step to be performed after the IC has been manufactured, rather than being a step in the normal production process. The process involves exposing silicon, either in wafer or die form, to energetic ions, such as protons (hydrogen nuclei) or heavier nuclei (e.g. argon, copper, gold, etc.), having energy sufficient to penetrate the silicon from the back of the wafer or die to within a well-defined distance from the surface of the silicon on which the integrated circuit has been formed (the front surface).Type: GrantFiled: January 27, 2003Date of Patent: April 12, 2005Assignee: Full Circle Research, Inc.Inventor: James P Spratt
-
Patent number: 6878614Abstract: A method of forming an integrated circuit device can include forming a plurality of fuse wires on an integrated circuit substrate, and forming an insulating layer on the integrated circuit substrate and on the plurality of fuse wires so that the fuse wires are between the integrated circuit substrate and the insulating layer. A plurality of fuse cutting holes can be formed in the insulating layer wherein each of the fuse cutting holes exposes a target spot on a respective one of the fuse wires, and a cross-sectional area of the fuse wires can be reduced at the exposed target spots. Related structures are also discussed.Type: GrantFiled: January 7, 2003Date of Patent: April 12, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-won Sun, Kwang-kyu Bang, In-ho Nam
-
Patent number: 6870240Abstract: The anti-fuse comprises a substitutable layer 14, an interconnection layer 20 connected to the substitutable layer, and the interconnection layer contains metal atoms which can be substituted with constituent atoms of the substitutable layer. The anti-fuse can be changed from the non-conduction state to the conduction state at a relatively low temperature of 300° C. to 600° C., and by application of not so intense laser beams, the anti-fuse can be changed from the non-conduction state to the conduction state. The anti-fuse can be changed from the non-conduction state to the conduction state by using an inexpensive equipment, which can realize decrease of fabrication costs and accordingly inexpensive semiconductor devices can be provided.Type: GrantFiled: January 22, 2003Date of Patent: March 22, 2005Assignee: Fujitsu LimitedInventor: Shunji Nakamura
-
Patent number: 6861682Abstract: A laser link structure used in semiconductor devices and a fuse box using the laser link structure preferably include a plurality of first conductive line patterns positioned in parallel at predetermined intervals, and a second conductive line pattern broadly formed on the plurality of first conductive line patterns for forming hole regions which link the second conductive line pattern to the plurality of first conductive line patterns. Preferably, at least one hole region is formed on each of the plurality of first conductive line patterns, and via holes are formed in the hole regions.Type: GrantFiled: November 8, 2002Date of Patent: March 1, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-ho Bang, Kyeong-seon Shin, Sang-seok Kang, Ho-jeong Choi, Hyen-wook Ju, Kwang-kyu Bang
-
Patent number: 6861727Abstract: A typical integrated circuit includes millions of microscopic transistors, resistors, and other components interconnected to define a circuit, for example a memory circuit. Occasionally, one or more of the components are defective and fabricators selectively replace them by activating spare, or redundant, components included within the circuit. One way of activating a redundant component is to rupture an antifuse that effectively connects the redundant component into the circuit. Unfortunately, conventional antifuses have high and/or unstable electrical resistances which compromise circuit performance and discourage their use. Accordingly, the inventors devised an exemplary antifuse structure that includes three normally disconnected conductive elements and a programming mechanism for selectively moving one of the elements to electrically connect the other two.Type: GrantFiled: August 30, 2001Date of Patent: March 1, 2005Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge
-
Patent number: 6844609Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: GrantFiled: October 23, 2002Date of Patent: January 18, 2005Assignee: International Business Machines CorporationInventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Patent number: 6841846Abstract: The present invention comprises an antifuse having a hemispherical grained (HSG) layer and a method of forming antifuse having a hemispherical grained (HSG) layer. The antifuse of the present invention comprises a plurality of layers, the first being a lower electrode that is disposed on an impurity region in a semiconductor substrate. A dielectric layer is disposed on the lower electrode, wherein the dielectric layer has a planar surface. A non-conductive hemispherical grain (HSG) layer is formed on the planar surface of the dielectric layer and an upper electrode is disposed on said non-conductive hemispherical grain (HSG) layer forming the antifuse.Type: GrantFiled: July 22, 2003Date of Patent: January 11, 2005Assignee: Actel CorporationInventors: Hung-Sheng Chen, Huan-Chung Tseng, Chang-Kai Huang
-
Patent number: 6831349Abstract: A method of forming a top-metal fuse structure comprising the following steps. A structure having an intermetal dielectric layer is formed thereover the structure including a fuse region and an RDL/bump/bonding pad region. A composite metal layer is formed over the intermetal dielectric layer. The composite metal layer including a second metal layer sandwiched between upper and lower first metal layers. The upper first metal layer is patterned to form an upper metal layer portion within the RDL/bump/bonding pad region. The second metal layer and the lower first metal layer are patterned: (1) within the RDL/bump/bonding pad region to form an RDL/bump/bonding pad; the RDL/bump/bonding pad having a patterned second metal layer portion/lower first metal portion with a width greater than that of the upper metal layer portion and forming a step profile; and (2) within the fuse region to form the top-metal fuse structure. The RDL/bump/bonding pad structure includes a step profile.Type: GrantFiled: October 6, 2003Date of Patent: December 14, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Harry Chuang
-
Patent number: 6831294Abstract: In a semiconductor integrated circuit device, testing pads (209b) using a conductive layer, such as relocation wiring layers (205) are provided just above or in the neighborhood of terminals like bonding pads (202b) used only for probe inspection at which bump electrodes (208) are not provided. Similar testing pads may be provided even with respect to terminals like bonding pads provided with bump electrodes. A probe test is executed by using these testing pads or under the combined use of under bump metallurgies antecedent to the formation of the bump electrodes together with the testing pads. According to the above, bump electrodes for pads dedicated for probe testing may not be added owing to the use of the testing pads. Further, the use of testing pads provided in the neighborhood of the terminals like the bonding pads and smaller in size than the under bump metallurgies enables a probe test to be executed after a relocation wiring process.Type: GrantFiled: June 26, 2001Date of Patent: December 14, 2004Assignee: Renesas Technology Corp.Inventors: Asao Nishimura, Syouji Syukuri, Gorou Kitsukawa, Toshio Miyamoto
-
Patent number: 6828652Abstract: A fuse structure (30) formed in a semiconductor device is provided. The fuse structure (30) includes a layer of fuse material (32), a first contact (40), and a second contact (42). The first contact (40) has a first edge (54). At least a portion of the first edge (54) abuts the fuse material layer (32). The second contact (42) has a second edge (55). At least a portion of the second edge (55) abuts the fuse material layer (32). The first edge (54) faces the second edge (55). The first edge (54) is separated from the second edge (55) by a spaced distance (58). A conductive portion of the fuse material layer (32) electrically connects between the first edge (54) and the second edge (55) within the spaced distance (58). The abutting portion of the first edge (54) has a first length. The abutting portion of the second edge (55) has a second length. The first length is greater than the second length.Type: GrantFiled: May 7, 2002Date of Patent: December 7, 2004Assignee: Infineon Technologies AGInventor: Chandrasekharan Kothandaraman
-
Patent number: 6825491Abstract: The present invention concerns an integrated variable capacitance device comprising at least one membrane (12) forming at least one mobile armature and having at least one principal face facing at least one fixed armature. In accordance with the invention, the membrane has at least one rigidity rib (32) lying in a perpendicular direction to said principal face. Application in the production of resonant filters.Type: GrantFiled: October 15, 2002Date of Patent: November 30, 2004Assignee: Commissariat a l'Energie AtomiqueInventor: Gilles Delapierre
-
Patent number: 6815269Abstract: A thin-film transistor is formed by a polycrystalline silicon film having a thin-film part and a thick-film part, the thin-film part minimally being used as a channel part. The polycrystalline silicon film is formed by laser annealing with an energy density that completely melts the thin-film part but does not completely melt the thick-film part. Because large coarse crystal grains growing from the boundary between the thin-film part and the thick-film part form the channel part, it is possible to use a conventional laser annealing apparatus to easily achieve high carrier mobility and low leakage current and the like.Type: GrantFiled: May 6, 2003Date of Patent: November 9, 2004Assignee: NEC LCD Technologies, Ltd.Inventor: Hiroshi Okumura
-
Patent number: 6815264Abstract: A method of producing an antifuse, comprises the steps of: depositing a layer of undoped or lightly doped polysilicon on a layer of silicon dioxide on a semiconductor wafer; doping one region of the polysilicon P+; doping another region of the polysilicon N+, leaving an undoped or lightly doped region between the P+ and N+ regions; and forming electrical connections to the P+ and N+ regions.Type: GrantFiled: November 19, 2002Date of Patent: November 9, 2004Assignee: Zarlink Semiconductor LimitedInventors: Paul Ronald Stribley, John N Ellis, Ian G Daniels
-
Patent number: 6812490Abstract: The present invention provide an LDD type TFT having excellent properties, particularly for a liquid crystal display unit. For this purpose, a top gate type LDDTFT gate electrode is converted into a two-stage structure by use of a chemical reaction or plating, and furthermore, into a shape in which an upper portion or a lower portion slightly protrudes on the source electrode side, or the drain electrode side relative to the other portions. Impurities are injected by using this electrode having this structure and shape as a mask. Prior to injection of impurities, the gate insulating film is removed, and a Ti film is formed for preventing hydrogen for dilution from coming in. This is also the case with the LDD-TFT on the bottom gate side.Type: GrantFiled: June 30, 2003Date of Patent: November 2, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shin-itsu Takehashi, Shigeo Ikuta, Tetsuo Kawakita, Mayumi Inoue, Keizaburo Kuramasu
-
Patent number: 6809398Abstract: A metal-to-metal antifuse according to the present invention is compatible with a Cu dual damascene process and is formed over a lower Cu metal layer planarized with the top surface of a lower insulating layer. A lower barrier layer is disposed over the lower Cu metal layer. An antifuse material layer is disposed over the lower barrier layer. An upper barrier layer is disposed over the antifuse material layer. An upper insulating layer is disposed over the upper barrier layer. An upper Cu metal layer is planarized with the top surface of the upper insulating layer and extends therethrough to make electrical contact with the upper barrier layer.Type: GrantFiled: December 14, 2000Date of Patent: October 26, 2004Assignee: Actel CorporationInventor: Daniel Wang
-
Patent number: 6797979Abstract: The invention relate to a damascene chalcogenide memory cell structure. The damascene chalcogenide memory cell structure is fabricated under conditions that simplify previous process flows. The damascene chalcogenide memory cell structure also prevents volatilization of the chalcogenide memory material.Type: GrantFiled: April 17, 2003Date of Patent: September 28, 2004Assignee: Intel CorporationInventors: Chien Chiang, Jong-Won Lee, Patrick Klersy
-
Patent number: 6787878Abstract: In a semiconductor device, an active region is formed in a semiconductor substrate separated by a plurality of isolation regions. A plurality of surface insulating films of different thickness are formed separately on the active region. A plurality of conductive films are formed on the respective insulating films. Then, one of the surface insulating film having smaller thickness is caused to break down to work as an electric fuse.Type: GrantFiled: August 4, 2000Date of Patent: September 7, 2004Assignee: Renesas Technology Corp.Inventors: Yukihiro Nagai, Tomoharu Mametani, Yoji Nakata, Shigenori Kido, Takeshi Kishida, Akinori Kinugasa, Hiroaki Nishimura, Jiro Matsufusa