Air Isolation (e.g., Beam Lead Supported Semiconductor Islands) Patents (Class 257/522)
-
Patent number: 8513780Abstract: The present invention discloses an inter-level dielectric layer for a semiconductor device, a method for manufacturing the same and a semiconductor device having said inter-level dielectric layer. The method lies in forming non-interconnected holes within a dielectric layer, and these holes may be filled with porous low-k dielectric material with a much lower dielectric constant, or forming holes within the dielectric layer by filling the upper parts of the holes. The inter-level dielectric layer in such a structure has a much lower dielectric constant, reduces RC delay between devices of integrated circuits and also is easy to integrate; besides, since the holes within the dielectric layer are non-interconnected, they shall not cause change to the dielectric constant of the dielectric material or a short circuit between wires, thus the device shall have better stability and reliability which then improve performance of the circuit.Type: GrantFiled: February 26, 2011Date of Patent: August 20, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huicai Zhong, Qingqing Liang
-
Patent number: 8507332Abstract: A method for manufacturing components on a mixed substrate. The method comprises the following steps: providing a substrate of the semiconductor-on-insulator (SeOI) type comprising a buried oxide layer between a supporting substrate and a thin layer, forming in this substrate a plurality of trenches opening out at a free surface of the thin layer and extending over a depth such that each trench passes through the thin layer and the buried oxide layer, these primary trenches delimiting at least one island of the SeOI substrate, forming a mask inside the primary trenches and as a layer covering the areas of the free surface of the thin layer located outside the islands, proceeding with heat treatment for dissolving the buried oxide layer present at the island, so as to reduce the thickness thereof.Type: GrantFiled: February 11, 2010Date of Patent: August 13, 2013Assignee: SoitecInventors: Gregory Riou, Didier Landru
-
Publication number: 20130193551Abstract: A structure is provided with a self-aligned resist layer on a surface of metal interconnects for use in forming air gaps in an insulator material and method of fabricating the same. The non-lithographic method includes applying a resist on a structure comprising at least one metal interconnect formed in an insulator material. The method further includes blanket-exposing the resist to energy and developing the resist to expose surfaces of the insulator material while protecting the metal interconnects. The method further includes forming air gaps in the insulator material by an etching process, while the metal interconnects remain protected by the resist.Type: ApplicationFiled: March 14, 2013Publication date: August 1, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: INTERNATIONAL BUSINESS MACHINES CORPORATION
-
Patent number: 8497543Abstract: A semiconductor memory device includes a semiconductor substrate, a plurality of element isolations, a plurality of first stacked bodies, a second stacked body, and an interlayer insulating film. Distance between each of the first stacked bodies and the second stacked body is longer than distance between adjacent ones of the first stacked bodies. A first void is formed in the interlayer insulating film between the first stacked bodies. A second void is formed in the interlayer insulating film between one of the first stacked bodies and the second stacked body. And, a lower end of the second void is located above a lower end of the first void.Type: GrantFiled: September 16, 2011Date of Patent: July 30, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Jun Ogi, Takeshi Kamigaichi, Tatsuo Izumi
-
Patent number: 8492904Abstract: One aspect of the present invention is a semiconductor device including: a semiconductor substrate; a first wiring that is formed on the semiconductor substrate; a second wiring that is formed to cross over the first wiring with a space interposed therebetween at a cross portion in which the first wiring and the second wiring cross each other; a protective film that is formed on the semiconductor substrate to cover at least a part of the first wiring, the part being located under the second wiring in the cross portion; and an insulator film that is formed in an island shape on the protective film under the second wiring in the cross portion to be located between edges of the protective film and to cover the first wiring in the cross portion.Type: GrantFiled: April 19, 2010Date of Patent: July 23, 2013Assignee: Renesas Electronics CorporationInventor: Akira Fujihara
-
Publication number: 20130181322Abstract: Disclosed are a structure for electrical signal isolation between adjacent devices situated in a top semiconductor layer of the structure and an associated method for the structure's fabrication. The structure includes a trench extending through the top semiconductor layer and into a base oxide layer below the top semiconductor layer. A handle wafer is situated below the base oxide layer and a void is disposed in the handle wafer below the trench. A bottom opening of the trench connects the main body of the trench with the void forming a continuous cavity including the main body, the bottom opening of the trench, and the void such that the void improves electrical signal isolation between the adjacent devices situated in the top semiconductor layer. Unetched portions of the handle wafer are then available to provide mechanical support to the top semiconductor layer.Type: ApplicationFiled: August 8, 2012Publication date: July 18, 2013Applicant: NEWPORT FAB, LLC DBA JAZZ SEMICONDUCTORInventors: Paul D. Hurwitz, Robert L. Zwingman
-
Patent number: 8481400Abstract: Embodiments related to semiconductor manufacturing and semiconductor devices with semiconductor structure are described and depicted.Type: GrantFiled: September 17, 2010Date of Patent: July 9, 2013Assignee: Infineon Technologies AGInventors: Thoralf Kautzsch, Boris Binder, Frank Hoffmann, Uwe Rudolph
-
Patent number: 8482096Abstract: A method for manufacturing a semiconductor photodetector includes: forming an insulating film on a semiconductor substrate; forming an electrode on and in contact with a predetermined area of a surface of the semiconductor substrate; forming a resist on the insulating film after forming the electrode; forming a power supply layer of a metal on the resist and the electrode; plating a surface of a portion of the power supply layer with a metal coating, after forming the power supply layer, the portion overlying and being in contact with the electrode; after the plating, etching and removing a part of the power supply layer leaving a portion that is covered with the metal coating and is an extension of the electrode; and removing the resist after etching the power supply layer.Type: GrantFiled: February 27, 2008Date of Patent: July 9, 2013Assignee: Mitsubishi Electric CorporationInventors: Matobu Kikuchi, Yasuo Nakajima, Yoshiyuki Nakashima, Hitoshi Sakuma
-
Patent number: 8476118Abstract: A semiconductor device and a fabrication method of the semiconductor device, the semiconductor device including: a gate electrode, a source electrode, and a drain electrode which are placed on a first surface of a substrate, and have a plurality of fingers; a gate terminal electrode, a source terminal electrode, and the drain terminal electrode which governed and formed a plurality of fingers for every the gate electrode, the source electrode, and the drain electrode; an active area placed on an underneath part of the gate electrode, the source electrode, and the drain electrode, on the substrate between the gate electrode and source electrode, and on the substrate between the gate electrode and the drain electrode; a sealing layer which is placed on the active area, the gate electrode, the source electrode, and the drain electrode through a cavity part, and performs a hermetic seal of the active area, the gate electrode, the source electrode, and the drain electrode.Type: GrantFiled: August 30, 2011Date of Patent: July 2, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 8466033Abstract: A light emitting diode comprises a substrate, a buffer layer, a semiconductor layer and a semiconductor light emitting layer. The buffer layer is disposed on the substrate. The semiconductor layer is disposed on the buffer layer. The semiconductor light emitting layer is disposed on the semiconductor layer. A plurality of voids is defined within the semiconductor layer. Each void encloses air therein. A method for manufacturing the light emitting diode is also provided. Light generated by the semiconductor light emitting layer toward the substrate is reflected by the voids to emit out of the light emitting diode.Type: GrantFiled: March 21, 2011Date of Patent: June 18, 2013Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Po-Min Tu, Shih-Cheng Huang, Shun-Kuei Yang, Chia-Hung Huang
-
Publication number: 20130134549Abstract: A semiconductor device which eliminates the need for high fillability through a simple process and a method for manufacturing the same. A high breakdown voltage lateral MOS transistor including a source region and a drain region is completed on a surface of a semiconductor substrate. A trench which surrounds the transistor when seen in a plan view is made in the surface of the semiconductor substrate. An insulating film is formed over the transistor and in the trench so as to cover the transistor and form an air-gap space in the trench. Contact holes which reach the source region and drain region of the transistor respectively are made in an interlayer insulating film.Type: ApplicationFiled: December 21, 2012Publication date: May 30, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: RENESAS ELECTRONICS CORPORATION
-
Publication number: 20130127008Abstract: In one aspect of the present invention, an integrated circuit package will be described. The integrated circuit package includes at least two integrated circuits that are attached with a substrate. The integrated circuits and the substrates are at least partially encapsulated in a molding material. There is a groove or air gap that extends partially through the molding material and that is arranged to form a thermal barrier between the integrated circuits.Type: ApplicationFiled: November 23, 2011Publication date: May 23, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Anindya Poddar, Luu T. Nguyen
-
Patent number: 8409964Abstract: A shallow trench isolation (STI) structure and methods of forming a STI structure are disclosed. An embodiment is a method for forming a semiconductor structure. The method includes forming a recess in a semiconductor substrate; forming a first material on sidewalls of the recess; forming a widened recessed portion through a bottom surface of the recess; removing the first material from the sidewalls of the recess; and forming a dielectric material in the recess and the widened recessed portion. The bottom surface of the recess is exposed through the first material, and the bottom surface of the recess has a first width. The widened recessed portion has a second width. The second width is greater than the first width.Type: GrantFiled: February 17, 2012Date of Patent: April 2, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhon-Jhy Liaw, Chao-Cheng Chen, Chia-Wei Chang
-
Patent number: 8394656Abstract: MEMS devices (such as interferometric modulators) may be fabricated using a sacrificial layer that contains a heat vaporizable polymer to form a gap between a moveable layer and a substrate. One embodiment provides a method of making a MEMS device that includes depositing a polymer layer over a substrate, forming an electrically conductive layer over the polymer layer, and vaporizing at least a portion of the polymer layer to form a cavity between the substrate and the electrically conductive layer.Type: GrantFiled: July 7, 2010Date of Patent: March 12, 2013Assignee: Qualcomm MEMS Technologies, Inc.Inventors: Chun-Ming Wang, Jeffrey Lan, Teruo Sasagawa
-
Patent number: 8373204Abstract: A semiconductor device and method of manufacturing the device is disclosed. In one aspect, the device includes a semiconductor substrate and a GaN-type layer stack on top of the semiconductor substrate. The GaN-type layer stack has at least one buffer layer, a first active layer and a second active layer. Active device regions are definable at an interface of the first and second active layer. The semiconductor substrate is present on an insulating layer and is patterned to define trenches according to a predefined pattern, which includes at least one trench underlying the active device region. The trenches extend from the insulating layer into at least one buffer layer of the GaN-type layer stack and are overgrown within the at least one buffer layer, so as to obtain that the first and the second active layer are continuous at least within the active device regions.Type: GrantFiled: October 29, 2010Date of Patent: February 12, 2013Assignee: IMECInventors: Kai Cheng, Stefan Degroote
-
Publication number: 20130026600Abstract: Methods of forming air gaps in memory arrays and memory arrays with air gaps thus formed are disclosed. One such method may include forming an isolation region, having a first dielectric, through a charge-storage structure that is over a semiconductor, the isolation region extending into the semiconductor; forming a second dielectric over the isolation region and charge-storage structure; and forming an air gap in the isolation region so that the air gap passes through the charge-storage structure and so that a thickness of the first dielectric is between the air gap and the second dielectric.Type: ApplicationFiled: July 28, 2011Publication date: January 31, 2013Inventors: James Matthew, Gordon Haller, Ronald A. Weimer, John Hopkins, Vinayak K. Shamanna, Sanjeev Sapra
-
Patent number: 8344474Abstract: In a sophisticated metallization system, self-aligned air gaps may be provided in a locally selective manner by using a radiation sensitive material for filling recesses or for forming therein the metal regions. Consequently, upon selectively exposing the radiation sensitive material, a selective removal of exposed or non-exposed portions may be accomplished, thereby resulting in a highly efficient overall manufacturing flow.Type: GrantFiled: February 18, 2010Date of Patent: January 1, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Robert Seidel, Thomas Werner
-
Publication number: 20120280357Abstract: Provided is a method of fabricating a semiconductor device that includes providing a semiconductor substrate having a front side and a back side, forming a first circuit and a second circuit at the front side of the semiconductor substrate, bonding the front side of the semiconductor substrate to a carrier substrate, thinning the semiconductor substrate from the back side, and forming an trench from the back side to the front side of the semiconductor substrate to isolate the first circuit from the second circuit.Type: ApplicationFiled: July 19, 2012Publication date: November 8, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Chun Wang, Tzu-Hsuan Hsu
-
Patent number: 8304845Abstract: An integrated component having a substrate, the substrate having a cavity which surrounds a mechanical structure. The cavity is filled by a fluid of a specific composition under a specific pressure, and the mechanical properties of the mechanical structure are influenced by the fluid.Type: GrantFiled: November 24, 2006Date of Patent: November 6, 2012Assignee: Robert Bosch GmbHInventors: Udo Bischof, Holger Hoefer, Volker Schmitz, Axel Grosse, Lutz Mueller, Ralf Hausner
-
Patent number: 8304316Abstract: In a power semiconductor device and a method of forming a power semiconductor device, a thin layer of semiconductor substrate is left below the drift region of a semiconductor device. A power semiconductor device has an active region that includes the drift region and has top and bottom surfaces formed in a layer provided on a semiconductor substrate. A portion of the semiconductor substrate below the active region is removed to leave a thin layer of semiconductor substrate below the drift region. Electrical terminals are provided directly or indirectly to the top surface of the active region to allow a voltage to be applied laterally across the drift region.Type: GrantFiled: December 20, 2007Date of Patent: November 6, 2012Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Gehan Anil Joseph Amaratunga, Tanya Trajkovic, Vasantha Pathirana
-
Publication number: 20120273919Abstract: A semiconductor cell includes storage node contact plugs disposed on a semiconductor substrate, a bit line formation area which is disposed between the storage node contact plugs and exposes the semiconductor substrate, and an air gap which is in contact with a lower portion of a sidewall of the bit line formation area and extends in a direction perpendicular to a direction in which the bit line formation area extends. Therefore, the coupling effect between adjacent bit lines as well as the coupling effect caused between adjacent storage node contact plugs and the coupling effect caused between the storage node contact plug and the bit line are controlled to improve characteristics of semiconductor devices.Type: ApplicationFiled: August 16, 2011Publication date: November 1, 2012Applicant: Hynix Semiconductor Inc.Inventor: Song Hyeuk IM
-
Patent number: 8264060Abstract: Providing a first layer of a semiconductor structure having at least one air gap between conductive lines formed in the first layer. The air gap extends into the first layer from a first surface of the first layer. A barrier dielectric material over the first surface and the air gap is selected to have a dielectric constant less than 3.5 and to provide a barrier to prevent chemicals entering the at least one air gap. An air gap can extend from a first surface of the first layer to at least a portion of side surfaces of the at least two conductive lines to expose at least a portion of the side surfaces.Type: GrantFiled: November 21, 2011Date of Patent: September 11, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Greg Braeckelmann, Marius Orlowski, Andreas Wild
-
Patent number: 8258630Abstract: A semiconductor device includes: a first layer; a second layer above the first layer; first and second multi-layered structures; and a supporter. The first and second multi-layered structures extend from the first layer to connect to the second layer. The supporter extends from the first layer to connect to the second layer. The supporter is between the first and second multi-layered structures. The supporter is separated from the first and second multi-layered structures by empty space.Type: GrantFiled: October 26, 2009Date of Patent: September 4, 2012Assignee: Elpida Memory, Inc.Inventor: Naoki Yokoi
-
Patent number: 8247882Abstract: Provided is a method of fabricating a semiconductor device that includes providing a semiconductor substrate having a front side and a back side, forming a first circuit and a second circuit at the front side of the semiconductor substrate, bonding the front side of the semiconductor substrate to a carrier substrate, thinning the semiconductor substrate from the back side, and forming an trench from the back side to the front side of the semiconductor substrate to isolate the first circuit from the second circuit.Type: GrantFiled: January 19, 2011Date of Patent: August 21, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Chun Wang, Tzu-Hsuan Hsu
-
Patent number: 8241989Abstract: An integrated circuit with stacked devices. One embodiment provides a surface of a first semiconductor structure of a first crystalline semiconductor material including first and second portions. First structures are formed on the first portions. The second portions remain uncovered. Sacrificial structures of a second, different crystalline material are formed on the second portions. A second semiconductor structure of the first crystalline semiconductor material is formed over the sacrificial structures and over the first structures.Type: GrantFiled: November 14, 2008Date of Patent: August 14, 2012Assignee: Qimonda AGInventor: Franz Hofmann
-
Patent number: 8232618Abstract: Disclosed are embodiments of a semiconductor structure having a contact-level air gap within the interlayer dielectrics above a semiconductor device in order to minimize parasitic capacitances (e.g., contact-to-contact capacitance, contact-to-diffusion region capacitance, gate-to-contact capacitance, gate-to-diffusion region capacitance, etc.). Specifically, the structure can comprise a semiconductor device on a substrate and at least three dielectric layers stacked above the semiconductor device. An air gap is positioned with the second dielectric layer aligned above the semiconductor device and extending vertically from the first dielectric layer to the third dielectric layer. Also disclosed are embodiments of a method of forming such a semiconductor structure using a self-assembly approach.Type: GrantFiled: August 11, 2010Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Gregory Breyta, David V. Horak, Elbert E. Huang, Charles W. Koburger, III, Douglas C. La Tulipe, Jr., Shom Ponoth
-
Publication number: 20120168899Abstract: A semiconductor device includes a plurality of first conductive patterns separated by a damascene pattern, a second conductive pattern buried in the damascene pattern, and a spacer including an air gap between the second conductive pattern and the first conductive patterns.Type: ApplicationFiled: May 5, 2011Publication date: July 5, 2012Inventors: Hyung-Hwan KIM, Seong-Su Lim, Sung-Eun Park, Seung-Seok Pyo, Min-Cheol Kang
-
Publication number: 20120168900Abstract: A method for manufacturing a transient voltage suppressing (TVS) array substantially following a manufacturing process for manufacturing a vertical semiconductor power device. The method includes a step of opening a plurality of isolation trenches in an epitaxial layer of a first conductivity type in a semiconductor substrate followed by applying a body mask for doping a body region having a second conductivity type between two of the isolation trenches. The method further includes a step of applying an source mask for implanting a plurality of doped regions of the first conductivity type constituting a plurality of diodes wherein the isolation trenches isolating and preventing parasitic PNP or NPN transistor due to a latch-up between the doped regions of different conductivity types.Type: ApplicationFiled: March 15, 2012Publication date: July 5, 2012Inventor: Madhur Bobde
-
Patent number: 8198701Abstract: A semiconductor device is provided. A unit wiring level of the semiconductor device includes; first and second wiring layers spaced apart from each other on a support layer, a large space formed adjacent to the first wiring layer and including a first air gap of predetermined width as measured from a sidewall of the first wiring layer, and a portion of a thermally degradable material layer formed on the support layer, small space formed between the first and second wiring layers, wherein the small space is smaller than the large space, and a second air gap at least partially fills the small space, and a porous insulating layer formed on the first and second air gaps.Type: GrantFiled: January 10, 2011Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seok-jun Won, Andrew-tae Kim
-
Publication number: 20120091555Abstract: A semiconductor device includes a first semiconductor chip including a first surface, a second surface and a first terminal arranged on the first surface, a second semiconductor chip including a first surface, a second surface and a second terminal arranged on the first surface of the second semiconductor chip, a support substrate including a first surface bonded to the second surfaces of the first semiconductor chip and the second semiconductor chip, and an isolation groove formed on the first surface of the support substrate. The isolation includes a pair of side surfaces continuously extending from opposing side surfaces of the first semiconductor chip and the second semiconductor chip, respectively, and the isolation groove is formed into the support substrate to extend from the first surface of the support substrate. The isolation groove has a depth less than a thickness of the support substrate.Type: ApplicationFiled: October 18, 2011Publication date: April 19, 2012Applicant: ROHM CO., LTD.Inventor: Toshio NAKASAKI
-
Patent number: 8154103Abstract: A semiconductor device has a substrate, a source region formed on the surface portion of the substrate, a first insulating layer formed on the substrate, a gate electrode formed on the first insulating layer, a second insulating layer formed on the gate electrode, a body section connected with the source region, penetrating through the first insulating layer, the gate electrode and the second insulating layer, and containing a void, a gate insulating film surrounding the body section, and formed between the body section and the gate electrode, and a drain region connected with the body section.Type: GrantFiled: December 17, 2010Date of Patent: April 10, 2012Assignee: Kabushiki Kaisha TohibaInventors: Hiroyasu Tanaka, Hideaki Aochi, Ryota Katsumata, Masaru Kidoh, Yoshiaki Fukuzumi, Masaru Kito, Yasuyuki Matsuoka
-
Patent number: 8129252Abstract: A semiconductor device includes unlined and sealed trenches and methods for forming the unlined and sealed trenches. More particularly, a superjunction semiconductor device includes unlined, and sealed trenches. The trench has sidewalls formed of the semiconductor material. The trench is sealed with a sealing material such that the trench is air-tight. First and second regions are separated by the trench. The first region may include a superjunction Schottky diode or MOSFET. In an alternative embodiment, a plurality of regions are separated by a plurality of unlined and sealed trenches.Type: GrantFiled: May 27, 2009Date of Patent: March 6, 2012Assignee: Icemos Technology Ltd.Inventors: Samuel Anderson, Koon Chong So
-
Patent number: 8125046Abstract: Micro-electromechanical system (MEMS) devices and methods of manufacture thereof are disclosed. In one embodiment, a MEMS device includes a semiconductive layer disposed over a substrate. A trench is disposed in the semiconductive layer, the trench with a first sidewall and an opposite second sidewall. A first insulating material layer is disposed over an upper portion of the first sidewall, and a conductive material disposed within the trench. An air gap is disposed between the conductive material and the semiconductive layer.Type: GrantFiled: June 4, 2008Date of Patent: February 28, 2012Assignee: Infineon Technologies AGInventors: Karl-Heinz Mueller, Bernhard Winkler, Robert Gruenberger
-
Patent number: 8125047Abstract: A semiconductor device comprises a buffer layer 16 of an i-InAlAs layer formed over an SI-InP substrate 14, insulating films 24, 36 of BCB formed over the buffer layer 16, and a coplanar interconnection including a signal line 52 and ground lines 54 formed over the insulating film 36, a cavity 46 is formed in the SI-InP substrate 14, the buffer layer 16 and the insulating film below the signal line 52, and pillar-shaped supports in the cavity 46 support the insulating films 34, 36 which are the ceiling of the cavity 46.Type: GrantFiled: July 16, 2008Date of Patent: February 28, 2012Assignee: Fujitsu LimitedInventor: Tsuyoshi Takahashi
-
Patent number: 8110879Abstract: Properties of a hard mask liner are used against the diffusion of a removal agent to prevent air cavity formation in specific areas of an interconnect stack. According to one embodiment, there is provided a method in which there is defined a portion on a surface of an IC interconnect stack as being specific to air cavity introduction, with the defined portion being smaller than the surface of the substrate. At least one metal track is produced within the interconnect stack, and there is deposited at least one interconnect layer having a sacrificial material and a permeable material within the interconnect stack. There is defined at least one trench area surrounding the defined portion and forming at least one trench, and a hard mask layer is deposited to coat the trench. At least one air cavity is formed below the defined portion of the surface by using a removal agent for removing the sacrificial material to which the permanent material is resistant.Type: GrantFiled: October 19, 2009Date of Patent: February 7, 2012Assignees: STMicroelectronics (Crolles 2) SAS, Koninklijke Philips Electronics N.V.Inventors: Joaquin Torres, Laurent-Georges Gosset
-
Publication number: 20120025346Abstract: A fabricating process of circuit substrate sequently includes: providing a substrate with a pad and a dielectric stack layer disposed at the substrate and overlaying the pad, in which the stack layer includes two dielectric layers and a third dielectric layer located between the two dielectric layers, and the etching rate of the third dielectric layer is greater than the etching rate of the two dielectric layers; forming an opening corresponding to the pad at the stack layer; performing a wet etching process on the stack layer to remove the portion of the third dielectric layer surrounding the opening to form a gap between the portions of the two dielectric layers surrounding the opening; performing a plating process on the stack layer and the pad to respectively form two plating layers at the stack layer and the pad, in which the gap isolates the two plating layers from each other.Type: ApplicationFiled: July 26, 2011Publication date: February 2, 2012Applicant: OPTROMAX ELECTRONICS CO., LTDInventor: Kuo-Tso Chen
-
Patent number: 8103025Abstract: The present invention relates to a surface mountable acoustic transducer system, comprising one or more transducers, a processing circuit electrically connected to the one or more transducers, and contact points arranged on an exterior surface part of the transducer system. The contact points are adapted to establish electrical connections between the transducer system and an external substrate, the contact points further being adapted to facilitate mounting of the transducer system on the external substrate by conventional surface mounting techniques.Type: GrantFiled: December 30, 2005Date of Patent: January 24, 2012Assignee: Epcos PTE Ltd.Inventors: Matthias Mullenborn, Jochen F. Kuhmann, Peter Scheel
-
Patent number: 8084794Abstract: A semiconductor device includes a first wiring extending in a first direction and a second wiring extending in a second direction which crosses the first direction and being disposed with a space interposed between the first wiring and the second wiring, and including a tantalum layer, a tantalum nitride layer formed over the tantalum layer, and a metal layer formed over the tantalum nitride layer.Type: GrantFiled: August 13, 2009Date of Patent: December 27, 2011Assignee: Fujitsu LimitedInventors: Yoichi Kamada, Naoya Okamoto
-
Patent number: 8084840Abstract: Example embodiments of the present invention relate to an interposer of a semiconductor device having an air gap structure, a semiconductor device using the interposer, a multi-chip package using the interposer and methods of forming the interposer. The interposer includes a semiconductor substrate including a void, a metal interconnect, provided within the void, thereby forming an air gap insulating the metal interconnect. The metal interconnect may be connected to a contact element, and may be maintained within the air gap using the contact element.Type: GrantFiled: July 13, 2006Date of Patent: December 27, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Kim, Kyung-Ho Kim
-
Patent number: 8080859Abstract: The present invention relates to a semiconductor component that has a substrate and a projecting electrode. The projecting electrode has a substrate face, which faces the substrate and which comprises a first substrate-face section separated from the substrate by a gap. The gap allows a stress-compensating deformation of the projecting electrode relative to the substrate. The substrate face of the projecting electrode further comprises a second substrate-face section, which is in fixed mechanical and electrical connection with the substrate. Due to a smaller footprint of mechanical connection between the projecting electrode and the substrate, the projecting electrode can comply in three dimensions to mechanical stress exerted, without passing the same amount of stress on to the substrate, or to an external substrate in an assembly. This results in an improved lifetime of an assembly, in which the semiconductor component is connected to an external substrate by the projecting electrode.Type: GrantFiled: August 13, 2007Date of Patent: December 20, 2011Assignee: NXP B.V.Inventors: Joerg Jasper, Ute Jasper, legal representative
-
Patent number: 8071459Abstract: A method of sealing an air gap in a layer of a semiconductor structure comprises providing a first layer of the semiconductor structure having at least one air gap for providing isolation between at least two conductive lines formed in the first layer. The at least one air gap extends into the first layer from a first surface of the first layer. The method further comprises forming a barrier layer of a barrier dielectric material over the first surface of the first layer and the at least one air gap. The barrier dielectric material is selected to have a dielectric constant less than 3.5 and to provide a barrier to prevent chemicals entering the at least one air gap.Type: GrantFiled: April 17, 2008Date of Patent: December 6, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Greg Braeckelmann, Marius Orlowski, Andreas Wild
-
Patent number: 8058136Abstract: A self-alignment method for a recess channel dynamic random access memory includes providing a substrate with a target layer, a barrier layer and a lining layer, wherein the target layer has shallow trench isolation structures; patternizing the lining layer, barrier layer and target layer to form recess trench channels; depositing a dielectric layer onto the recess trench channel; forming an ion doped region in the target layer; removing a portion of the dielectric layer to expose a portion of the recess trench channel; forming a filler layer covered onto the recess trench channel; removing a portion of the filler layer to expose a portion of the recess trench channel; forming a passivation layer onto the recess trench channel; removing the passivation layer on the lining layer; and removing the lining layer to form a plurality of structural monomers disposed at the recess trench channel and protruded from the target layer.Type: GrantFiled: June 30, 2010Date of Patent: November 15, 2011Assignee: Inotera Memories, Inc.Inventors: Chien-Hsun Chen, Tzung Han Lee, Chung-Lin Huang
-
Patent number: 8053865Abstract: An integrated circuit structure combining air-gaps and metal-oxide-metal (MOM) capacitors is provided. The integrated circuit structure includes a semiconductor substrate; a first metallization layer over the semiconductor substrate; first metal features in the first metallization layer; a second metallization layer over the first metallization layer; second metal features in the second metallization layer, wherein the first and the second metal features are non-capacitor features; a MOM capacitor having an area in at least one of the first and the second metallization layers; and an air-gap in the first metallization layer and between the first metal features.Type: GrantFiled: March 10, 2008Date of Patent: November 8, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Long Chang, Ming-Shih Yeh, Chia-Yi Chen, David Ding-Chung Lu
-
Publication number: 20110266651Abstract: The invention relates to a method for manufacturing components on a mixed substrate. It comprises the following steps: —providing a substrate of the semiconductor-on-insulator (SeOI) type comprising a buried oxide layer between a supporting substrate and a thin layer, —forming in this substrate a plurality of trenches opening out at the free surface of the thin layer and extending over a depth such that it passes through the thin layer and the buried oxide layer, these primary trenches delimiting at least one island of the SeOI substrate, —forming a mask inside the primary trenches and as a layer covering the areas of the free surface of the thin layer located outside the islands, —proceeding with heat treatment for dissolving the buried oxide layer present at the island, so as to reduce the thickness thereof.Type: ApplicationFiled: February 11, 2010Publication date: November 3, 2011Applicant: S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIESInventors: Gregory Riou, Didier Landru
-
Patent number: 8048760Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a structure includes a dielectric material and a void below a surface of a substrate. The structure further includes a doped dielectric material over the dielectric material, over the first void, wherein at least a portion of the dielectric material is between at least a portion of the substrate and at least a portion of the doped dielectric material. Other embodiments are described and claimed.Type: GrantFiled: July 9, 2010Date of Patent: November 1, 2011Assignee: HVVi Semiconductors, Inc.Inventors: Bishnu Prasanna Gogoi, Michael Albert Tischler
-
Patent number: 8039968Abstract: A semiconductor integrated circuit device including a dummy via is disclosed. In the semiconductor integrated circuit device, problems such as reduction in the designability and increase in fabrication cost which result from the existence of a dummy wire connected to the dummy via are suppressed. The semiconductor integrated circuit device includes a substrate and three or more wiring layers formed on the substrate. The dummy via connects between a first wiring layer and a second wiring layer. The dummy wire connected to the dummy via exists in the second wiring layer. A protrusion amount of the dummy wire is smaller than a protrusion amount of an intermediate wire included in a stacked via structure.Type: GrantFiled: February 24, 2009Date of Patent: October 18, 2011Assignee: Panasonic CorporationInventors: Hideaki Kondou, Hiromasa Fukazawa
-
Patent number: 8039921Abstract: A semiconductor device with a high-strength porous modified layer having a pore size of 1 nm or less, which is formed, in a multilayer wiring forming process, by forming a via hole and a wiring trench in a via interlayer insulating film and a wiring interlayer insulting film and then irradiating an electron beam or an ultraviolet ray onto the opening side walls.Type: GrantFiled: September 15, 2006Date of Patent: October 18, 2011Assignee: NEC CorporationInventors: Fuminori Ito, Yoshihiro Hayashi, Tsuneo Takeuchi
-
Patent number: 8034693Abstract: A method for fabricating a semiconductor device includes the steps of forming an insulating film on a semiconductor substrate, forming a plurality of wiring trenches in the insulating film, forming a plurality of wirings in the plurality of wiring trenches, forming a resist mask having an opening for selectively exposing one of regions between the plurality of wirings, on the insulating film and the plurality of wirings, forming an air gap trench by removing the insulating film from the selectively exposed one of the regions between the plurality of wirings by etching using the resist mask, and forming an air gap in the air gap trench by depositing an inter-layer insulating film over the plurality of wirings after removal of the resist mask.Type: GrantFiled: June 29, 2009Date of Patent: October 11, 2011Assignee: Panasonic CorporationInventors: Junichi Shibata, Takeshi Harada, Akira Ueki
-
Patent number: 8022485Abstract: A semiconductor device having reduced input capacitance is disclosed. The semiconductor device includes a pedestal region having a gate overlying a sidewall of the pedestal region and gate interconnect overlying a major surface of the pedestal region. The pedestal region includes a conductive shield layer (260). The conductive shield layer (260) is isolated from the gate of the transistor by more than one dielectric layer (330, 340, and 350) to reduce input capacitance. The pedestal region includes an air gap region (1525) to further lower the dielectric constant of the pedestal region between the gate/gate interconnect and the conductive shield layer (260).Type: GrantFiled: October 9, 2008Date of Patent: September 20, 2011Assignee: HVVi Semiconductors, Inc.Inventor: Robert Bruce Davies
-
Patent number: 8022501Abstract: The present invention relates to a semiconductor device and a method for isolating the same. The semiconductor device includes: a silicon substrate provided with a trench including at least one silicon pillar at a bottom portion of the trench, wherein the silicon pillar become sidewalls of micro trenches; and a device isolation layer selectively and partially filled into the plurality of micro trenches.Type: GrantFiled: July 16, 2009Date of Patent: September 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Seung-Ho Pyi