Multiple Layers Patents (Class 257/635)
-
Publication number: 20140001606Abstract: Semiconductor devices and methods of forming the semiconductor device are provided, the semiconductor devices including a first dielectric layer on a substrate, and a second dielectric layer on the first dielectric layer. The first dielectric layer has a carbon concentration lower than the second dielectric layer.Type: ApplicationFiled: September 6, 2013Publication date: January 2, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ha-jin LIM, Hyung-Suk JUNG, Yun-Ki CHOI
-
Patent number: 8609533Abstract: Methods for fabricating integrated circuits having substrate contacts and integrated circuits having substrate contacts are provided. One method includes forming a first trench in a SOI substrate extending through a buried insulating layer to a silicon substrate. A metal silicide region is formed in the silicon substrate exposed by the first trench. A first stress-inducing layer is formed overlying the metal silicide region. A second stress-inducing layer is formed overlying the first stress-inducing layer. An ILD layer of dielectric material is formed overlying the second stress-inducing layer. A second trench is formed extending through the ILD layer and the first and second stress-inducing layers to the metal silicide region. The second trench is filled with a conductive material.Type: GrantFiled: March 30, 2012Date of Patent: December 17, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventors: Thilo Scheiper, Stefan Flachowsky, Jan Hoentschel
-
Patent number: 8610282Abstract: In one embodiment, a semiconductor device includes a substrate, and a plurality of interconnects provided in the same interconnect layer above the substrate. The device further includes a plurality of insulators provided so as to be buried between the plurality of interconnects. Moreover, the plurality of interconnects include an interconnect group in which 2N or more interconnects are successively arrayed so that correlation coefficients of line edge roughness (LER) between both side surfaces of the respective interconnects are positive, where N is an integer of 4 or more.Type: GrantFiled: May 17, 2011Date of Patent: December 17, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Kurusu, Takashi Izumida, Hiroyoshi Tanimoto, Nobutoshi Aoki
-
Patent number: 8604618Abstract: A semiconductor device and a method of fabricating the same, includes vertically stacked layers on an insulator. Each of the layers includes a first dielectric insulator portion, a first metal conductor embedded within the first dielectric insulator portion, a first nitride cap covering the first metal conductor, a second dielectric insulator portion, a second metal conductor embedded within the second dielectric insulator portion, and a second nitride cap covering the second metal conductor. The first and second metal conductors form first vertically stacked conductor layers and second vertically stacked conductor layers. The first vertically stacked conductor layers are proximate the second vertically stacked conductor layers, and at least one air gap is positioned between the first vertically stacked conductor layers and the second vertically stacked conductor layers.Type: GrantFiled: September 22, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Xiao Hu Liu, Thomas L. McDevitt, Gary L. Milo, William J. Murphy
-
Patent number: 8604552Abstract: A method for fabricating a semiconductor device, comprising: forming n-channel field-effect transistors on a silicon substrate; forming a first insulating film covering the field-effect transistors; shrinking the first insulating film; forming a second insulating film over the first insulating film; and shrinking the second insulating film, wherein the forming an insulating film covering the field-effect transistors and the shrinking the insulating film are repeated a plurality of time.Type: GrantFiled: September 28, 2009Date of Patent: December 10, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Tamotsu Owada, Hirofumi Watatani
-
Publication number: 20130321034Abstract: A semiconductor device or power electronic device is described. The device includes a pair of pole pieces, each having a profiled surface. A semiconductor body or wafer, preferably of wide bandgap electronic material, is located between the pole pieces and includes contact metallisation regions. The semiconductor body produces an electric field that emerges from an edge region. Passivation means includes a first or radially inner part in contact with the edge region of the semiconductor body and which diffuses the electric field as it emerges from the edge region and a second or radially outer part. The second part of the passivation is in contact with the first part and provides a substantially void-free interface with the profiled surface of each pole piece. The device may be immersed in a dielectric liquid.Type: ApplicationFiled: October 26, 2011Publication date: December 5, 2013Applicant: GE ENERGY POWER CONVERSION TECHNOLOGY LTD.Inventors: Allan David Crane, Sean Joseph Loddick, David Hinchley
-
Publication number: 20130320508Abstract: A method of manufacturing a semiconductor device includes: forming a first electrode on a first semiconductor substrate; coating the semiconductor substrate with an insulating material having a first viscosity at a first temperature, having a second viscosity lower than the first viscosity at a second temperature higher than the first temperature, and having a third viscosity higher than the second viscosity at a third temperature higher than the second temperature; and forming a first insulating film by curing the insulating material. In this method, the forming the first insulating film includes: bringing the insulating material to the second viscosity by heating the insulating material under a first condition; and bringing the insulating material to the third viscosity by heating the insulating material under a second condition. The first condition and the second condition are different in their temperature rising rate.Type: ApplicationFiled: March 8, 2013Publication date: December 5, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Tamotsu Owada, Hikaru Ohira, Hirosato Ochimizu
-
Patent number: 8598042Abstract: A method of manufacturing is disclosed. An exemplary method includes providing a substrate and forming one or more layers over the substrate. The method further includes forming a surface layer over the one or more layers. The method further includes performing a patterning process on the surface layer thereby forming a pattern on the surface layer. The method further includes performing a cleaning process using a cleaning solution to clean a top surface of the substrate. The cleaning solution includes tetra methyl ammonium hydroxide (TMAH), hydrogen peroxide (H2O2) and water (H2O).Type: GrantFiled: June 1, 2012Date of Patent: December 3, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Lun Lu, Kuan-Wen Lin, Ching-Wei Shen, Ting-Hao Hsu, Sheng-Chi Chin
-
Patent number: 8592955Abstract: The invention notably concerns a method for depositing nano-objects on a surface. The method includes: providing a substrate with surface patterns on one face thereof; providing a transfer layer on said face of the substrate; functionalizing areas on a surface of the transfer layer parallel to said face of the substrate, at locations defined with respect to said surface patterns, such as to exhibit enhanced binding interactions with nano-objects; depositing nano-objects and letting them get captured at the functionalized areas; and thinning down the transfer layer by energetic stimulation to decompose the polymer into evaporating units, until the nano-objects reach the surface of the substrate. The invention also provides a semiconductor device which includes a substrate and nano-objects accurately disposed on the substrate.Type: GrantFiled: September 7, 2012Date of Patent: November 26, 2013Assignee: International Business Machines CorporationInventors: Urs T Duerig, Felix Holzner, Cyrill Kuemin, Armin W. Knoll, Philip Paul, Heiko Wolf
-
Publication number: 20130307126Abstract: A semiconductor structure includes a stacked metal oxide layer on a substrate, wherein the stacked metal oxide layer includes a first metal oxide layer, a second metal oxide layer, and a third metal oxide layer from top to bottom, and the energy bandgap of the second metal oxide layer is lower than the energy bandgap of the first metal oxide layer and that of the third metal oxide layer. The semiconductor structure includes a metal oxide layer on a substrate, wherein the energy bandgap of the metal oxide layer changes along a direction perpendicular to the surface of the substrate. The present invention also provides a semiconductor process forming said semiconductor structure.Type: ApplicationFiled: May 18, 2012Publication date: November 21, 2013Inventors: Chen-Kuo Chiang, Chun-Hsien Lin
-
Publication number: 20130292807Abstract: Embodiments related to methods for forming a film stack on a substrate are provided. One example method comprises exposing the substrate to an activated oxygen species and converting an exposed surface of the substrate into a continuous monolayer of a first dielectric material. The example method also includes forming a second dielectric material on the continuous monolayer of the first dielectric material without exposing the substrate to an air break.Type: ApplicationFiled: May 7, 2012Publication date: November 7, 2013Applicant: ASM IP HOLDINGS B.V.Inventors: Petri Raisanen, Michael Givens, Mohith Verghese
-
Patent number: 8552536Abstract: This disclosure provides systems, processes, and apparatus implementing and using techniques for fabricating flexible integrated circuit (IC) device layers. In one implementation, a sacrificial layer is deposited on a substrate. The sacrificial layer can include amorphous silicon or molybdenum, by way of example. One or more electronic components are formed on the sacrificial layer. A polymer coating is provided on the one or more electronic components to define a coated device layer. The sacrificial layer is removed to release the coated device layer from the substrate. The sacrificial layer can be removed using a xenon difluoride gas or by etching, for example. Coated device layers made in accordance with this process can be stacked. The substrate can be formed of glass, silicon, a plastic, a ceramic, a compound semiconductor, and/or a metal, depending on the desired implementation. The electronic component(s) can include a passive component such as a resistor, an inductor, or a capacitor.Type: GrantFiled: December 16, 2010Date of Patent: October 8, 2013Assignee: Qualcomm Mems Technologies, Inc.Inventors: Teruo Sasagawa, Brian Arbuckle
-
Patent number: 8552537Abstract: A semiconductor device according to an embodiment, includes a dielectric film and an Si semiconductor part. The dielectric film is formed by using one of oxide, nitride and oxynitride. The Si semiconductor part is arranged below the dielectric film, having at least one element of sulfur (S), selenium (Se), and tellurium (Te) present in an interface with the dielectric film, and formed by using silicon (Si).Type: GrantFiled: August 23, 2011Date of Patent: October 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Satoshi Itoh, Hideyuki Nishizawa
-
Patent number: 8536710Abstract: A semiconductor device includes: an insulating layer formed on a substrate; a plurality of interlayer insulating films which are formed on the insulating layer and comprise an opening window; a multilayer wiring which is formed with a plurality of wiring layers and a plurality of vias formed in the plurality of interlayer insulating films; a metal pad connected with the multilayer wiring, an upper surface part of the metal pad being a bottom part of the opening window, the metal pad formed closer to the substrate than a wiring layer of a lowermost layer of the plurality of wiring layers and is; and a pad ring provided on the metal pad, the pad ring penetrating the plurality of interlayer insulating films and the pad ring surrounding the opening window.Type: GrantFiled: March 15, 2011Date of Patent: September 17, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Noriteru Yamada
-
Publication number: 20130234302Abstract: A semiconductor structure including a double patterned structure and a method for forming the semiconductor structure are provided. A positive photoresist layer is formed on a negative photoresist layer, which is formed over a substrate. An exposure process is performed to form a first exposure region in the positive photoresist layer and to form a second exposure region in the negative photoresist layer in response to a first and a second intensity thresholds of the exposure energy. A positive-tone development process is performed to remove the first exposure region from the positive photoresist layer to form first opening(s). The second exposure region in the negative photoresist layer is then etched along the first opening(s) to form second opening(s) therein. A negative-tone development process is performed to remove portions of the negative photoresist layer outside of remaining second exposure region to form a double patterned negative photoresist layer.Type: ApplicationFiled: March 7, 2013Publication date: September 12, 2013Applicant: SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORP.Inventor: SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORP.
-
Publication number: 20130234301Abstract: A method for fabricating a patterned structure in a semiconductor device is provided. First, a substrate with a first region and a second region is provided. Then, a plurality of sacrificial patterns is respectively formed within the first region and the second region. A first spacer is then formed on the sidewalls of each of the sacrificial patterns followed by forming a mask layer to cover the sacrificial patterns located within the first region. Finally, the first spacer exposed from the mask layer is trimmed to be a second spacer and the mask layer is then removed.Type: ApplicationFiled: March 11, 2012Publication date: September 12, 2013Inventors: Chih-Jung Wang, Tong-Yu Chen
-
Patent number: 8530335Abstract: A release layer formed over a substrate; at least one of thin film integrated circuits is formed over the release layer; a film is formed over each of the at least one of thin film integrated circuits; and the release layer is removed by using an etchant; thus, the at least one of thin film integrated circuits is peeled from the substrate. A semiconductor device is formed by sealing the peeled thin film integrated circuit by lamination or the like.Type: GrantFiled: March 25, 2011Date of Patent: September 10, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tomoko Tamura, Eiji Sugiyama, Yoshitaka Dozen, Koji Dairiki, Takuya Tsurume
-
Patent number: 8513780Abstract: The present invention discloses an inter-level dielectric layer for a semiconductor device, a method for manufacturing the same and a semiconductor device having said inter-level dielectric layer. The method lies in forming non-interconnected holes within a dielectric layer, and these holes may be filled with porous low-k dielectric material with a much lower dielectric constant, or forming holes within the dielectric layer by filling the upper parts of the holes. The inter-level dielectric layer in such a structure has a much lower dielectric constant, reduces RC delay between devices of integrated circuits and also is easy to integrate; besides, since the holes within the dielectric layer are non-interconnected, they shall not cause change to the dielectric constant of the dielectric material or a short circuit between wires, thus the device shall have better stability and reliability which then improve performance of the circuit.Type: GrantFiled: February 26, 2011Date of Patent: August 20, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huicai Zhong, Qingqing Liang
-
Patent number: 8502355Abstract: An overlay vernier mask pattern of a semiconductor device includes a first overlay vernier mask pattern having a first opening for exposing a first area of a layer to be etched on a substrate and a second opening for exposing a second area spaced apart from the first area, and a second overlay vernier mask pattern aligned on the first overlay vernier mask pattern and the layer to be etched, and having an opening for exposing the second opening while exposing a portion of the layer to be etched in the first area.Type: GrantFiled: December 9, 2011Date of Patent: August 6, 2013Assignee: SK Hynix Inc.Inventor: Joon Seuk Lee
-
Patent number: 8487411Abstract: A double patterned semiconductor structure is provided. The structure includes a first patterned and cured low-k structure located on a first portion of an antireflective coating, and a second patterned and cured low-k structure located on a second portion of the antireflective coating, wherein the second patterned and cured low-k structure is spaced apart from the first patterned and cured low-k dielectric structure.Type: GrantFiled: February 28, 2012Date of Patent: July 16, 2013Assignee: International Business Machines CorporationInventor: Qinghuang Lin
-
Patent number: 8487400Abstract: The present invention extends the above referenced continuation-in-part application by in addition creating high quality electrical components, such as inductors, capacitors or resistors, on a layer of passivation or on the surface of a thick layer of polymer. In addition, the process of the invention provides a method for mounting discrete electrical components at a significant distance removed from the underlying silicon surface.Type: GrantFiled: October 23, 2007Date of Patent: July 16, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8476740Abstract: To provide a semiconductor wafer surface protection sheet having good adhesion to irregularities on a patterned surface of a semiconductor wafer and having good peelability after wafer grinding. Specifically, a semiconductor wafer surface protection sheet is provided that includes a base layer having a tensile elasticity at 25° C., E(25), of 1 GPa or more; a resin layer A that satisfies the condition EA(60)/EA(25)<0.1, where EA(25) is a tensile elasticity at 25° C. and EA(60) is a tensile elasticity at 60° C., the EA(60) ranging from 0.005 MPa to 1 MPa; and a resin layer B having a tensile elasticity at 60° C., EB(60), of 1 MPa or more and having a thickness of 0.1 ?m to less than 100 ?m, the EB(60) being larger than the EA(60) of the resin layer A.Type: GrantFiled: May 31, 2011Date of Patent: July 2, 2013Assignee: Mitsui Chemicals Tohcello, Inc.Inventors: Eiji Hayashishita, Yoshihisa Saimoto, Makoto Kataoka, Katsutoshi Ozaki, Mitsuru Sakai
-
Publication number: 20130161798Abstract: Methods and structure are provided for utilizing a dielectric mask layer having a gradated density structure. The density of the dielectric mask layer is greatest at the interface of the dielectric mask layer and an underlying dielectric layer. The density of the dielectric mask layer is lowest at the interface of the dielectric mask layer and an overlaying hard mask. The lower density dielectric mask layer is more susceptible to removal than the higher density dielectric mask layer. The lower density dielectric mask layer is removed during at least one of an RIE etch or a post-RIE etch wet clean. Selective removal of the lower density dielectric mask layer creates a dielectric mask layer having a rounded profile. The dielectric mask layer comprises tetraethyl orthosilicate.Type: ApplicationFiled: December 22, 2011Publication date: June 27, 2013Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Hideyuki Tomizawa
-
Publication number: 20130147021Abstract: A method for manufacturing a multi-layer substrate structure such as a CSOI wafer structure (cavity-SOI, silicon-on-insulator) comprising obtaining a first and second wafer, such as two silicon wafers, wherein at least one of the wafers may be optionally provided with a material layer such as an oxide layer (302, 404), forming a cavity on the bond side of the first wafer (306, 406), depositing, preferably by ALD (Atomic Layer Deposition), a material layer, such as thin alumina layer, on either wafer arranged so as to at least in places face the other wafer and cover at least portion of the cavity of the first wafer, such as bottom, wall and/or edge thereof, and enable stopping etching, such as dry etching, into the underlying material (308, 408), and bonding the wafers provided with at least the aforesaid ALD layer as an intermediate layer together to form the multi-layer semiconductor substrate structure (310, 312). A related multi-layer substrate structure is presented.Type: ApplicationFiled: June 21, 2011Publication date: June 13, 2013Applicant: TEKNOLOGIAN TUTKIMUSKESKUS VTTInventors: Riikka Puurunen, Kimmo Henttinen, Hannu Kattelus, Tommi Suni
-
Publication number: 20130134563Abstract: A structure comprises a top metal connector formed underneath a bond pad. The bond pad is enclosed by a first passivation layer and a second passivation layer. A polymer layer is further formed on the second passivation layer. The dimension of an opening in the first passivation layer is less than the dimension of the top metal connector. The dimension of the top metal connector is less than the dimensions of an opening in the second passivation layer and an opening in the polymer layer.Type: ApplicationFiled: November 30, 2011Publication date: May 30, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Chun Chuang, Chang-Chia Huang, Tsung-Shu Lin, Chen-Cheng Kuo, Chen-Shien Chen
-
Patent number: 8450787Abstract: A nonvolatile semiconductor memory has a semiconductor substrate, a first insulating film formed on a channel region on a surface portion of the semiconductor substrate, a charge accumulating layer formed on the first insulating film, a second insulating film formed on the charge accumulating layer, a control gate electrode formed on the second insulating film, and a third insulating film including an Si—N bond that is formed on a bottom surface and side surfaces of the charge accumulating layer.Type: GrantFiled: October 20, 2011Date of Patent: May 28, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Akahori, Wakako Takeuchi
-
Publication number: 20130127023Abstract: The invention relates to a method for producing a graphene sheet on a platinum silicide, wherein the platinum silicide is in the form of a layer or a plurality of pins. This method comprises: a) producing a stack by (i) depositing a layer C1 of a diffusion barrier material on a substrate; (ii) depositing, on the layer C1, a layer C2 of a carbon-containing material, wherein said carbon-containing material optionally comprises silicon; (iii) depositing, on the layer C2, a layer C3 of platinum; (iv) depositing a layer C4 of a material of formula SiaCbHc on the layer C3 if the carbon-containing material of the layer C2 is free from silicon; and b) heat-treating the stack obtained at step a). It also relates to structures obtained using this method and the uses of these structures. Applications: manufacture of micro- and nanoelectronic devices, micro- and nanoelectromechanical devices, etc.Type: ApplicationFiled: November 6, 2012Publication date: May 23, 2013Applicant: Commissariat a l'energie atomique et aux energies alternativesInventor: Commissariat a l'energie atomique et aux energies
-
Patent number: 8445898Abstract: The present invention relates to an organic/inorganic hybrid thin film passivation layer comprising an organic polymer passivation layer prepared by a UV/ozone curing process and an inorganic thin film passivation layer for blocking moisture and oxygen transmission of an organic electronic device fabricated on a substrate and improving gas barrier property of a plastic substrate; and a fabrication method thereof. Since the organic/inorganic hybrid thin film passivation layer of the present invention converts the surface polarity of an organic polymer passivation layer into hydrophilic by using the UV/ozone curing process, it can improve the adhesion strength between the passivation layer interfaces, increase the light transmission rate due to surface planarization of the organic polymer passivation layer, and enhance gas barrier property by effectively blocking moisture and oxygen transmission.Type: GrantFiled: April 20, 2011Date of Patent: May 21, 2013Assignee: Korea Institute of Science and TechnologyInventors: Jai Kyeong Kim, Jung Soo Park, June Whan Choi, Dae-Seok Na, Jae-Hyun Lim, Joo-Won Lee
-
Publication number: 20130112274Abstract: A low-cost fabrication technique, readily extensible to volume manufacturing is presented for thin strip solar cells. A wafer structure is disclosed for formation of thin strips. Plurality of strips is formed and mechanically supported by a thin layer of silicon with uneven surface. Processing methods are also disclosed to fabricate solar cells.Type: ApplicationFiled: November 6, 2011Publication date: May 9, 2013Applicant: QXWAVE INCInventor: Xiangcun Long
-
Patent number: 8435882Abstract: The present invention may be a semiconductor device including of a fluorinated insulating film and a SiCN film deposited on the fluorinated insulating film directly, wherein a density of nitrogen in the SiCN film decreases from interface between the fluorinated insulating film and the SiCN film. In the present invention, the SiCN film that is highly fluorine-resistant near the interface with the CFx film and has a low dielectric constant as a whole can be formed as a hard mask.Type: GrantFiled: July 24, 2008Date of Patent: May 7, 2013Assignee: Tokyo Electron LimitedInventors: Takaaki Matsuoka, Kohei Kawamura
-
Patent number: 8420488Abstract: A high voltage device is provided. The high voltage device includes a gate on a substrate, two source/drain regions in the substrate beside the gate, and a composite gate dielectric layer that includes at least two stacked continuous layers, extending from one side to another side of the gate. Wherein, the at least two stacked continuous layers is a combination of at least one thermal oxide layer and at least one chemical vapor deposited layer.Type: GrantFiled: September 11, 2007Date of Patent: April 16, 2013Assignee: United Microelectronics Corp.Inventors: Yun-Han Ma, Ming-Tsung Lee, Shih-Ming Liang, Hwi-Huang Chen
-
Patent number: 8421140Abstract: A capacitor structure and method of forming it are described. In particular, a high-K dielectric oxide is provided as the capacitor dielectric. The high-K dielectric is deposited in a series of thin layers and oxidized in a series of oxidation steps, as opposed to a depositing a single thick layer. Further, at least one of the oxidation steps is less aggressive than the oxidation environment or environments that would be used to deposit the single thick layer. This allows greater control over oxidizing the dielectric and other components beyond the dielectric.Type: GrantFiled: July 3, 2003Date of Patent: April 16, 2013Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Guy T. Blalock
-
Patent number: 8415196Abstract: The present invention provides a method for forming a semiconductor thin film, which is capable of suppressing decrease in mobility due to heating and characteristic deterioration due to the decrease in mobility and which is capable of forming a semiconductor thin film with improved heat resistance by more simple procedures. A solution in which a plurality of types of organic materials including an organic semiconductor material are mixed is applied or printed on a substrate to form a thin film, and the plurality of types of organic materials are phase-separated by a process of drying the thin film. As a result, a layered structure semiconductor thin film is obtained, in which an intermediate layer b composed of an organic insulating material is sandwiched between two semiconductor layers a and a?.Type: GrantFiled: December 25, 2008Date of Patent: April 9, 2013Assignee: Sony CorporationInventors: Takahiro Ohe, Miki Kimijima
-
Patent number: 8405166Abstract: The present disclosure is related to a dielectric layer comprising a rare-earth aluminate (RExAl2-xO3 with 0<x<2) and having a perovskite crystalline structure, wherein the rare-earth aluminate comprises a rare-earth element having an atomic number higher than or equal to 63 and lower than or equal to 71. The disclosure also relates to method of manufacturing of a dielectric stack and a dielectric stack comprising said rare-earth aluminate dielectric layer and further comprising a template stack comprising at least an upper template layer, wherein the upper template layer has a perovskite structure, and wherein the upper template layer is underlying and in contact with the rare-earth aluminate dielectric layer. In a preferred embodiment the dielectric stack further comprises a lower template layer having a crystalline structure, wherein the lower template layer is underlying and in contact with the upper template layer.Type: GrantFiled: December 7, 2010Date of Patent: March 26, 2013Assignee: IMECInventors: Christoph Adelmann, Johan Swerts, Sven Van Elshocht, Jorge Kittl
-
Patent number: 8404584Abstract: The method of manufacturing the semiconductor device includes forming an insulating film above a semiconductor substrate, forming an opening in the insulating film, forming a conductive film above the insulating film with the opening formed, removing the conductive film above the insulating film to bury the conductive film in the opening, and processing a surface of the insulating film with a silicon compound including Si—N or Si—Cl.Type: GrantFiled: May 2, 2011Date of Patent: March 26, 2013Assignee: Fujitsu LimitedInventors: Tadahiro Imada, Kouta Yoshikawa
-
Patent number: 8395243Abstract: A semiconductor device has a multilayer doping to provide improved passivation by quantum exclusion. The multilayer doping includes a plurality M of doped layers, where M is an integer greater than 1. The dopant sheet densities in the M doped layers need not be the same, but in principle can be selected to be the same sheet densities or to be different sheet densities. M?1 interleaved layers provided between the M doped layers are not deliberately doped (also referred to as “undoped layers”). Structures with M=2, M=3 and M=4 have been demonstrated and exhibit improved passivation.Type: GrantFiled: June 15, 2011Date of Patent: March 12, 2013Assignee: California Institute of TechnologyInventor: Michael E. Hoenk
-
Publication number: 20130037921Abstract: A resist underlayer composition, including a solvent, and an organosilane condensation polymerization product of hydrolyzed products produced from a compound represented by Chemical Formula 1, a compound represented by Chemical Formula 2, and a compound represented by Chemical Formula 3.Type: ApplicationFiled: August 10, 2012Publication date: February 14, 2013Inventors: Kwen-Woo HAN, Mi-Young KIM, Woo-Jin LEE, Han-Song LEE, Seung-Hee HONG, Sang-Kyun KIM, Jin-Wook LEE
-
Publication number: 20130026610Abstract: Lithography methods and devices are shown that include a semiconductor structure such as a mask. Methods and devices are shown that include a pattern of mask features and a composite feature. Selected mask features include doubled mask features. Methods and devices shown may provide varied feature sizes (including sub-resolution) with a small number of processing steps.Type: ApplicationFiled: July 27, 2011Publication date: January 31, 2013Inventor: Durga Prasanna Panda
-
Patent number: 8350365Abstract: A hard implantation mask layer is formed on a semiconductor wafer. An etch mask layer is formed on the hard implantation mask layer and patterned. The hard implantation mask layer is etched to form a well implantation pattern and ions are implanted into the semiconductor wafer to form wells in the semiconductor wafer, in areas where the semiconductor wafer is not covered by the well implantation mask.Type: GrantFiled: January 13, 2011Date of Patent: January 8, 2013Assignee: Xilinx, Inc.Inventors: Yun Wu, Hong-Tsz Pan, Qi Lin, Bang-Thu Nguyen
-
Patent number: 8349746Abstract: Embodiments of the present invention pertain to the formation of microelectronic structures. Low k dielectric materials need to exhibit a dielectric constant of less than about 2.6 for the next technology node of 32 nm. The present invention enables the formation of semiconductor devices which make use of such low k dielectric materials while providing an improved flexural and shear strength integrity of the microelectronic structure as a whole.Type: GrantFiled: February 23, 2010Date of Patent: January 8, 2013Assignee: Applied Materials, Inc.Inventors: Bo Xie, Alexandros T. Demos, Daemian Raj, Sure Ngo, Kang Sub Yim
-
Publication number: 20120306059Abstract: Methods and etchant compositions for wet etching to selectively remove a hafnium aluminum oxide (HfAlOx) material relative to silicon oxide (SiOx) are provided.Type: ApplicationFiled: August 14, 2012Publication date: December 6, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Prashant Raghu, Yi Yang
-
Publication number: 20120306058Abstract: A method of forming a surface passivation layer on a surface of a crystalline silicon substrate is disclosed. In one aspect, the method includes depositing an Al2O3 layer on the surface, the Al2O3 layer having a thickness not exceeding about 15 nm; performing an outgassing process at a temperature in the range between about 500° C. and 900° C., after the deposition of the Al2O3 layer on the surface; and after the outgassing process, depositing at least one additional dielectric layer such as a silicon nitride layer and/or a silicon oxide layer on the Al2O3 layer.Type: ApplicationFiled: June 5, 2012Publication date: December 6, 2012Applicants: Katholieke Universiteit Leuven, IMECInventor: Bart Vermang
-
Patent number: 8324690Abstract: A composite dielectric layer including a tensile stressed nitride layer over an oxide layer serves the dual function of acting as an SMT (stress memorization technique) film while an annealing operation is carried out and then remains partially intact as it is patterned to further serve as an RPO film during a subsequent silicidation process. The composite dielectric layer covers part of a semiconductor substrate that includes a gate structure. The tensile stressed nitride layer protects the oxide layer and alleviates oxide damage during a pre-silicidation PAI (pre-amorphization implant) process. Portions of the gate structure and the semiconductor substrate not covered by the composite dielectric layer include amorphous portions that include the PAI implanted dopant impurities. A silicide material is disposed on the gate structure and portions of the semiconductor substrate not covered by the composite dielectric layer.Type: GrantFiled: August 23, 2010Date of Patent: December 4, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jyh-Huei Chen
-
Publication number: 20120292748Abstract: The invention provides methods and structures for fabricating a semiconductor structure and particularly for forming a semiconductor structure with improved planarity for achieving a bonded semiconductor structure comprising a processed semiconductor structure and a number of bonded semiconductor layers. Methods for forming semiconductor structures include forming a dielectric layer over a non-planar surface of a processed semiconductor structure, planarizing a surface of the dielectric layer on a side thereof opposite the processed semiconductor structure, and attaching a semiconductor structure to the planarized surface of the dielectric layer. Semiconductor structures include a dielectric layer overlaying a non-planar surface of a processed semiconductor structure, and a masking layer overlaying the dielectric layer on a side thereof opposite the processed semiconductor structure.Type: ApplicationFiled: January 4, 2011Publication date: November 22, 2012Applicant: SOITECInventors: Mariam Sadaka, Radu Ionut
-
Patent number: 8310010Abstract: A semiconductor device capable of dissipating heat, which has been produced in an ESD protection element, to the exterior of the device rapidly and efficiently includes an ESD protection element having a drain region, a source region and a gate electrode, and a thermal diffusion portion. The thermal diffusion portion, which has been formed on the drain region, has a metal layer electrically connected to a pad, and contacts connecting the drain region and metal layer. The metal layer has a first wiring trace extending along the gate electrode, and second wiring traces intersecting the first wiring trace perpendicularly. The contacts are connected to intersections between the first wiring trace and the second wiring traces. Heat that has been produced at a pn-junction of the ESD protection element and transferred through a contact is diffused simultaneously in three directions through the first wiring trace and second wiring trace in the metal layer and is released into the pad.Type: GrantFiled: November 9, 2010Date of Patent: November 13, 2012Assignee: Renesas Electronics CorporationInventor: Mototsugu Okushima
-
Publication number: 20120280372Abstract: To provide a method for reducing a thickness of an interfacial layer, which contains: (a) forming a film of an oxide of a first metal on a semiconductor layer via an oxide film of a semiconducdor serving as an interfacial layer; and (b) forming a film of an oxide of a second metal on the film of the oxide of the first metal, where the second metal has higher valency than that of the first metal.Type: ApplicationFiled: May 29, 2012Publication date: November 8, 2012Inventors: Naoto Umezawa, Toyohiro Chikyo, Toshihide Nabatame
-
Publication number: 20120267766Abstract: A resist underlayer composition includes a solvent and an organosilane condensation polymerization product, the organosilane condensation polymerization product including about 40 to about 80 mol % of a structural unit represented by the following Chemical Formula 1,Type: ApplicationFiled: July 2, 2012Publication date: October 25, 2012Inventors: Mi-Young KIM, Sang-Kyun KIM, Hyeon-Mo CHO, Sang-Ran KOH, Hui-Chan YUN, Yong-Jin CHUNG, Jong-Seob KIM
-
Patent number: 8293608Abstract: An intermediate product in the manufacture of a vertical multiple-channel FET device containing alternating —Si—[(SiGe)—Si]u- stacked layers is shown, as well as a process for selectively etching the SiGe layers in such a stacked layer system, and products obtained from such selective etching. Differential Ge content is added to the successive layers to provide uniform removal of the sacrificial SiGe layers.Type: GrantFiled: February 8, 2008Date of Patent: October 23, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Marius Orlowski, Andreas Wild
-
Publication number: 20120217623Abstract: The present invention discloses an inter-level dielectric layer for a semiconductor device, a method for manufacturing the same and a semiconductor device having said inter-level dielectric layer. The method lies in forming non-interconnected holes within a dielectric layer, and these holes may be filled with porous low-k dielectric material with a much lower dielectric constant, or forming holes within the dielectric layer by filling the upper parts of the holes. The inter-level dielectric layer in such a structure has a much lower dielectric constant, reduces RC delay between devices of integrated circuits and also is easy to integrate; besides, since the holes within the dielectric layer are non-interconnected, they shall not cause change to the dielectric constant of the dielectric material or a short circuit between wires, thus the device shall have better stability and reliability which thence improve performance of the circuit.Type: ApplicationFiled: February 26, 2011Publication date: August 30, 2012Inventors: Huicai Zhong, Qingqing Liang
-
Patent number: RE44303Abstract: According to one embodiment of the disclosure, a method for passivating a circuit device generally includes providing a substrate having a substrate surface, forming an electrical component on the substrate surface, and coating the substrate surface and the electrical component with a first protective dielectric layer. The first protective dielectric layer is made of a generally moisture insoluble material having a moisture permeability less than 0.01 gram/meter2/day, a moisture absorption less than 0.04 percent, a dielectric constant less than 10, a dielectric loss less than 0.005, a breakdown voltage strength greater than 8 million volts/centimeter, a sheet resistivity greater than 1015 ohm-centimeter, and a defect density less than 0.5/centimeter2.Type: GrantFiled: August 2, 2012Date of Patent: June 18, 2013Assignee: Raytheon CompanyInventors: John Bedinger, Michael A. Moore, Robert B Hallock, Kamal Tabatabaie, Thomas E. Kazior