Cap Or Lid Patents (Class 257/704)
-
Patent number: 8952523Abstract: An integrated circuit package apparatus includes a packaging substrate, an integrated circuit coupled to an upper side of the packaging substrate, an array of contacts coupled to an underside of the packaging substrate for electrically coupling the integrated circuit to a circuit board, and a lid coupled to the upper side of the packaging substrate. In one form, the lid includes a central portion lying on a first plane, corner areas lying on a second plane, and arcuate wall portions disposed between and interconnecting the corner areas and the central portion. Other forms of the lid are provided.Type: GrantFiled: September 27, 2010Date of Patent: February 10, 2015Assignee: Cisco Technology, Inc.Inventors: Mudasir Ahmad, Mohan R. Nagar, Weidong Xie
-
Publication number: 20150035133Abstract: A method is described for making electronic modules includes molding onto a substrate panel a matrix panel defining a plurality of cavities, attaching semiconductor die to the substrate panel in respective cavities of the molded matrix panel, electrically connecting the semiconductor die to the substrate panel, affixing a cover to the molded matrix panel to form an electronic module assembly, mounting the electronic module assembly on a carrier tape, and separating the electronic module assembly into individual electronic modules. An electronic module is described which includes a substrate, a wall member molded onto the substrate, the molded wall member defining a cavity, at least one semiconductor die attached to the substrate in the cavity and electrically connected to the substrate, and a cover affixed to the molded wall member over the cavity.Type: ApplicationFiled: August 2, 2013Publication date: February 5, 2015Applicant: STMicroelectronics Pte Ltd.Inventor: Wing Shenq Wong
-
Patent number: 8946886Abstract: An electronic component package includes a substrate having a first surface, an electronic component mounted to the substrate, traces on the first surface, a terminal on the first surface, and a solder mask on the first surface. The solder mask includes a solder mask opening exposing the terminal. An electrically conductive coating and/or conductive coating feature is formed on the solder mask and extends into the solder mask opening to contact and be electrically connected to the terminal. The conductive coating may be grounded to shield the electronic component from electromagnetic interference (EMI). Further, the conductive coating provides a ground plane for the traces facilitating impedance matching of signals on the traces. In addition, the conductive coating has a high thermal conductivity thus enhancing heat dissipation from the electronic component.Type: GrantFiled: May 13, 2010Date of Patent: February 3, 2015Inventors: Ruben Fuentes, August Joseph Miller, Jr.
-
Patent number: 8946877Abstract: A semiconductor package comprises: a substrate comprising a semiconductor device; a cap comprising a seal ring disposed over a surface of the cap; and a gap between the substrate and the surface of the cap. The seal ring comprises a tread comprising at least two columns.Type: GrantFiled: September 29, 2010Date of Patent: February 3, 2015Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Rick Snyder, Joel Philliber
-
Patent number: 8940586Abstract: The present disclosure relates to a bump processing method and/or resulting MEMS-CMOS structure, in which one or more anti-stiction bumps are formed within a substrate prior to the formation of a cavity in which the one or more anti-stiction bumps reside. By forming the one or more anti-stiction bumps prior to a cavity, the sidewall angle and the top critical dimension (i.e., surface area) of the one or more anti-stiction bumps are reduced. The reduction in sidewall angle and critical dimension reduces stiction between a substrate and a moveable part of a MEMS device. By reducing the size of the anti-stiction bumps through a processing sequence change, lithographic problems such as reduction of the lithographic processing window and bump photoresist collapse are avoided.Type: GrantFiled: November 23, 2011Date of Patent: January 27, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chris Kuo, Lee-Chuan Tseng
-
Patent number: 8933557Abstract: A semiconductor module including a cooling unit by which a fine cooling effect is obtained is provided. A plurality of cooling flow paths (21c) which communicate with both of a refrigerant introduction flow path which extends from a refrigerant introduction inlet and a refrigerant discharge flow path which extends to a refrigerant discharge outlet are arranged in parallel with one another in a cooling unit (20). Fins (22) are arranged in each cooling flow path (21c). Semiconductor elements (32) and (33) are arranged over the cooling unit (20) so that the semiconductor elements (32) and (33) are thermally connected to the fins (22). By doing so, a semiconductor module (10) is formed. Heat generated by the semiconductor elements (32) and (33) is conducted to the fins (22) arranged in each cooling flow path (21c) and is removed by a refrigerant which flows along each cooling flow path (21c).Type: GrantFiled: July 28, 2010Date of Patent: January 13, 2015Assignee: Fuji Electric Co., Ltd.Inventors: Hiromichi Gohara, Akira Morozumi, Keiichi Higuchi
-
Patent number: 8928137Abstract: An ultrasound flow meter unit arranged to measure a fluid flow rate is provided, where the unit comprises a circuit board 502 which comprises an electronic circuit, a first ultrasound transducer 506 and a first conducting path 564 electrically connected to first ultrasound transducer and the electronic circuit, wherein the circuit board is a multi-layer circuit board and the first conducting path 564 is arranged at least partially between a first layer 581 and a second layer 582. In a further embodiment, there is provided an upper electrically conducting layer 586 and/or a lower electrically conducting layer 588 which substantially covers, respectively, the upper surface of the first layer 581 and the lower surface of the second layer 582.Type: GrantFiled: May 15, 2013Date of Patent: January 6, 2015Assignee: Kamstrup A/SInventors: Anders Skallebæk, Peter Schmidt Laursen, Søren Tønnes Nielsen
-
Patent number: 8921997Abstract: According to one embodiment, an electrical component comprises a substrate, an element, a first layer, and a second layer. The element is formed on the substrate. The first layer forms a cavity accommodating the element on the substrate and includes through holes. The second layer is formed on the first layer and seals the through holes. The first layer includes the first film formed on the lower side and the second film which is formed on the first film and has a lower coefficient of thermal expansion than the first film.Type: GrantFiled: August 23, 2011Date of Patent: December 30, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Shimooka, Yoshiaki Sugizaki
-
Patent number: 8921993Abstract: A semiconductor package includes a substrate, a semiconductor chip located on a top surface of the substrate, signal lines formed on the top surface of the substrate and configured to allow different types of signals to input/output thereto/therefrom, a ground line unit formed on the top surface of the substrate and configured to divide the signal lines into signal lines to/from which the same types of signals are input/output to be isolated from one another, barrier walls configured to contact the ground line unit, and a heat dissipation unit disposed on the semiconductor chip, wherein the ground line unit includes diagonal ground lines located in diagonal directions of the substrate about the semiconductor chip, and the heat dissipation unit includes a thermal interface material (TIM) located on a top surface of the semiconductor chip, and a heat dissipation plate configured to cover the TIM and the substrate.Type: GrantFiled: January 13, 2014Date of Patent: December 30, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: In-Ho Choi, Yong-Hoon Kim, Seong-Ho Shin
-
Patent number: 8916961Abstract: An insulation sheet made from silicon nitride comprising: a sheet-shaped silicon-nitride substrate which contains ?-silicon-nitride crystal grains as a main phase; and a surface layer which is formed on one face or both front and back faces of surfaces of the silicon-nitride substrate and is formed from a resin or a metal which includes at least one element selected from among In, Sn, Al, Ag, Au, Cu, Ni, Pb, Pd, Sr, Ce, Fe, Nb, Ta, V and Ti. A semiconductor module structure using the insulation sheet made from silicon nitride.Type: GrantFiled: July 15, 2010Date of Patent: December 23, 2014Assignees: Kabushiki Kaisha Toshiba, Toshiba Materials Co., Ltd.Inventor: Takayuki Naba
-
Patent number: 8912643Abstract: An integrated circuit device including a die with a substrate with a first surface and a second surface opposite the first surface is provided. The die includes at least one circuit element positioned on the first surface. Formed on the second surface, is a wetting feature that includes an array of spaced-apart nanoscale structures and/or an array of spaced-apart microscale structures. The wetting feature also includes a wettability coating applied to at least a portion of the second surface. The integrated circuit device includes a spacer coupled to the die adjacent to the second surface. In addition, an injector plate is coupled to the spacer. The injector plate includes at least one microjet and at least one exit hole defined through the injector plate. The at least one exit hole is positioned adjacent to the at least one microjet.Type: GrantFiled: December 10, 2012Date of Patent: December 16, 2014Assignee: General Electric CompanyInventors: Hendrik Pieter Jacobus de Bock, Stanton Earl Weaver, Jr., Raj Bahadur, Eric Ayres Browne, Gary Dwayne Mandrusiak
-
Publication number: 20140361424Abstract: A semiconductor device includes: a plurality of semiconductor modules, each of which includes a semiconductor circuit having a circuit board on which at least one or more semiconductor chips are mounted; and a module storage case that accommodates the plurality of semiconductor modules which are arranged in parallel. In the module storage case, a plurality of pairs of positioning guide members, which position and guide the semiconductor modules, are formed on opposite surfaces forming a module storage region for accommodating the semiconductor modules so as to protrude inward and to face each other, so that a distance between the plurality of semiconductor modules in a longitudinal direction can be selected. A pair of fitting concave portions, which are fitted to the pair of positioning guide members, are formed at both ends of each semiconductor module in the longitudinal direction.Type: ApplicationFiled: August 8, 2014Publication date: December 11, 2014Inventors: Masafumi HORIO, Hideyo NAKAMURA
-
Patent number: 8906747Abstract: A method (30) of forming a semiconductor package (20) entails applying (56) an adhesive (64) to a portion (66) of a bonding perimeter (50) of a base (22), with a section (68) of the perimeter (50) being without the adhesive (64). A lid (24) is placed on the base (22) so that a bonding perimeter (62) of the lid (24) abuts the bonding perimeter (50) of the base (22). The lid (24) includes a cavity (25) in which dies (38) mounted to the base (22) are located. A gap (70) is formed without the adhesive (64) at the section (68) between the base (22) and the lid (24). The structure vents from the gap (70) as air inside the cavity (25) expands during heat curing (72). Following heat curing (72), another adhesive (80) is dispensed in the section (68) to close the gap (70) and seal the cavity (25).Type: GrantFiled: May 23, 2012Date of Patent: December 9, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Stephen R. Hooper, Philip H. Bowles
-
Publication number: 20140346643Abstract: A method of forming a wafer level packaged circuit device includes forming a device wafer, the device wafer including a first group of one or more material layers left remaining in a first region of a substrate of the device wafer; and forming a cap wafer configured to be attached to the device wafer, the cap wafer including a second group of one or more material layers left remaining in a second region of a substrate of the cap wafer; wherein a combined thickness of the first and second groups of one or more material layers defines an integrated bond gap control structure upon bonding of the device wafer and the cap wafer.Type: ApplicationFiled: August 11, 2014Publication date: November 27, 2014Inventors: Roland Gooch, Buu Diep, Thomas Allan Kocian, Stephen H. Black, Adam M. Kennedy
-
Publication number: 20140346659Abstract: A semiconductor device includes: semiconductor modules in which a circuit board having at least one or more semiconductor chips mounted thereon is sealed with a mold resin material and an attachment hole is formed; main terminal plates that individually connect individual connection terminals of the plurality of semiconductor modules which are arranged in parallel; and a module storage case into which the plurality of the semiconductor modules connected by the main terminal plates are inserted integrally with the main terminal plates from an opening portion and which holds the plurality of semiconductor modules such that the position of the semiconductor modules can be adjusted during attachment and includes attachment insertion holes facing the attachment holes of the semiconductor modules.Type: ApplicationFiled: August 8, 2014Publication date: November 27, 2014Inventors: Hideyo NAKAMURA, Masafumi HORIO
-
Publication number: 20140346658Abstract: A method for fabrication of a lid for a microelectronic device is described, wherein the microelectronic device comprises of a die and a laminate. A gel is formed having a coefficient of thermal expansion (CTE) within a threshold percentage value of either a CTE of the die or a CTE of the laminate of the microelectronics device. A metal piece is inserted into the gel to form a lid.Type: ApplicationFiled: May 21, 2013Publication date: November 27, 2014Applicant: International Business Machines CorporationInventor: Nicholas G. Clore
-
Patent number: 8895359Abstract: A semiconductor chip (1) is flip-chip mounted on a circuit board (4) with an underfill resin (6) interposed between the semiconductor chip (1) and the circuit board (4) and a container covering the semiconductor chip (1) is bonded on the circuit board (4). At this point, the semiconductor chip (1) positioned with the underfill resin (6) interposed between the circuit board (4) and the semiconductor chip (1) is pressed and heated by a pressure-bonding tool (8); meanwhile, the surface of the underfill resin (6) protruding around the semiconductor chip (1) is pressed by the pressure-bonding tool (8) through a film (13) on which a surface unevenness is formed in a periodically repeating pattern, so that a surface unevenness (16a) is formed. The inner surface of the container covering the semiconductor chip (1) is bonded to the surface unevenness (16a) on the surface of the underfill resin.Type: GrantFiled: November 6, 2009Date of Patent: November 25, 2014Assignee: Panasonic CorporationInventors: Yoshihiro Tomura, Kazumichi Shimizu, Kentaro Kumazawa
-
Patent number: 8890298Abstract: Systems and methods for embedded tamper mesh protection are provided. The embedded tamper mesh includes a series of protection bond wires surrounding bond wires carrying sensitive signals. The protection bond wires are positioned to be vertically higher than the signal bond wires. The protection wires may be bonded to outer contacts on the substrate while the signal bond wires are bonded to inner contacts, thereby creating a bond wire cage around the signal wires. Methods and systems for providing package level protection are also provided. An exemplary secure package includes a substrate having multiple contacts surrounding a die disposed on an upper surface of the substrate. A mesh die including a series of mesh die pads is coupled to the upper surface of the die. Bond wires are coupled from the mesh die pads to contacts on the substrate thereby creating a bond wire cage surrounding the die.Type: GrantFiled: June 24, 2013Date of Patent: November 18, 2014Assignee: Broadcom CorporationInventors: Mark Buer, Matthew Kaufmann
-
Patent number: 8890309Abstract: A circuit module includes a circuit substrate, at least one mount component, sealing bodies, and a shield. The circuit substrate includes a mount surface. The mount component is mounted on the mount surface. The sealing body is formed on the mount surface, covers the mount component and has a first sealing body section having a first thickness and a second sealing body section having a second thickness larger than the first thickness. The shield covers the sealing body and has a first shield section formed on the first sealing body section and having a third thickness and a second shield section formed on the second sealing body section and having a fourth thickness smaller than the third thickness. The sum of the fourth thickness and the second thickness equals to the sum of the first thickness and the third thickness.Type: GrantFiled: December 10, 2013Date of Patent: November 18, 2014Assignee: Taiyo Yuden Co., Ltd.Inventors: Eiji Mugiya, Takehiko Kai, Masaya Shimamura, Tetsuo Saji, Hiroshi Nakamura
-
Patent number: 8890265Abstract: A package is formed by vertically stacking a cover and a substrate. A microphone chip is mounted at the top surface of a concave portion provided to the cover, and a circuit element is mounted on the upper surface of the substrate. The microphone chip is connected to a pad on the lower surface of the cover by a bonding wire. The circuit element is connected to a pad on the upper surface of the substrate by a bonding wire. A cover-side joining portion in conduction with the pad on the lower surface of the cover, and a substrate-side joining portion in conduction with the pad on the upper surface of the substrate, are joined by a conductive material. A conductive layer for electromagnetic shielding is embedded inside the cover near the bonding pad and the cover-side joining portion.Type: GrantFiled: August 29, 2012Date of Patent: November 18, 2014Assignee: OMRON CorporationInventor: Naoto Kuratani
-
Patent number: 8890188Abstract: A light emitting device package includes: first and second electrodes, at least a portion of a lower surface thereof being exposed; a light emitting device disposed on an upper surface of at least one of the first and second electrodes; a reflection wall disposed on the upper surface of the first and second electrodes and surrounding the light emitting device to form a mounting part therein; and a fluorescent film disposed on the reflection wall to cover an upper portion of the mounting part. The mounting part is filled with air.Type: GrantFiled: November 7, 2011Date of Patent: November 18, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Na Na Park, Il Woo Park, Chang Hoon Kwak
-
Patent number: 8890308Abstract: An integrated circuit package includes an electronic sensor protected by a lid structure. The electronic sensor includes a transducer placed on a backside surface of a lead frame assembly. The lid structure is placed over the transducer and is attached to the lead frame assembly on the backside surface. The lid can define an air cavity around the transducer, such that mold compound, gel, or other protective chemical material is not placed in contact with the transducer. The transducer is therefore protected without a chemical protectant, lowering the cost of the integrated circuit package and maintaining the sensitivity and performance of the transducer.Type: GrantFiled: April 6, 2012Date of Patent: November 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Stephen R. Hooper, William C. Stermer, Jr.
-
Patent number: 8883535Abstract: Methods for the fabrication of a Microelectromechanical Systems (“MEMS”) device are provided. In one embodiment, the MEMS device fabrication method includes forming a via opening extending through a sacrificial layer and into a substrate over which the sacrificial layer has been formed. A body of electrically-conductive material is deposited over the sacrificial layer and into the via opening to produce an unpatterned transducer layer and a filled via in ohmic contact with the unpatterned transducer layer. The unpatterned transducer layer is then patterned to define, at least in part, a primary transducer structure. At least a portion of the sacrificial layer is removed to release at least one movable component of the primary transducer structure. A backside conductor, such as a bond pad, is then produced over a bottom surface of the substrate and electrically coupled to the filled via.Type: GrantFiled: February 28, 2013Date of Patent: November 11, 2014Assignee: Freescale Semiconductor Inc.Inventor: Lianjun Liu
-
Patent number: 8877566Abstract: A heat spreader or lid for a microelectronic package, in which the heat spreader has an underside surface that includes at least one curvilinear contour, in which the curvilinear contour is selected from at least one positive or protruding curvilinear feature, at least one negative or recessed curvilinear feature, and a combination thereof. A microelectronic package that includes the heat spreader/lid, in which there is improved heat dissipation or reduced mechanical stress in an interface between the heat spreader/lid and a circuit chip.Type: GrantFiled: August 15, 2012Date of Patent: November 4, 2014Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Maurice McGlashan-Powell, Soojae Park, Edward J. Yarmchuk
-
Patent number: 8872328Abstract: An integrated power module includes a substantially planar insulated metal substrate having at least one cut-out region; at least one substantially planar ceramic substrate disposed within the cut-out region, wherein the ceramic substrate is framed on at least two sides by the insulated metal substrate, the ceramic substrate including a first metal layer on a first side and a second metal layer on a second side; at least one power semiconductor device coupled to the first side of the ceramic substrate; at least one control device coupled to a first surface of the insulated metal substrate; a power overlay electrically connecting the at least one semiconductor power device and the at least one control device; and a cooling fluid reservoir operatively connected to the second metal layer of the at least one ceramic substrate, wherein a plurality of cooling fluid passages are provided in the cooling fluid reservoir.Type: GrantFiled: December 19, 2012Date of Patent: October 28, 2014Assignee: General Electric CompanyInventors: Eladio Clemente Delgado, John Stanley Glaser, Brian Lynn Rowden
-
Patent number: 8865522Abstract: A method for connecting a semiconductor chip to a metal layer of a carrier substrate is disclosed. A semiconductor chip is provided which has a first side, a second side opposite the first side, a glass substrate bonded to the second side of the semiconductor chip and including at least one opening leaving an area of the second side of the semiconductor chip uncovered by the glass substrate, and a metallization region arranged in the opening of the glass substrate and electrically contacting the second side of the semiconductor chip. The semiconductor chip with the bonded glass substrate is brought onto a metal layer of a carrier substrate. A firm mechanical and electrical connection is formed between the metal layer of the carrier substrate and the metallization region.Type: GrantFiled: April 18, 2013Date of Patent: October 21, 2014Assignee: Infineon Technologies Austria AGInventors: Carsten von Koblinski, Gerald Lackner, Karin Schrettlinger, Markus Ottowitz
-
Patent number: 8866289Abstract: A sealing and bonding material structure for joining semiconductor wafers having monolithically integrated components. The sealing and bonding material are provided in strips forming closed loops. There are provided at least two concentric sealing strips on one wafer. The strips are laid out so as to surround the component(s) on the wafers to be sealed off when wafers are bonded together. The material in the strips is a material bonding the semiconductor wafers together and sealing off the monolithically integrated components when subjected to force and optionally heating. A monolithically integrated electrical and/or mechanical and/or fluidic and/or optical device including a first substrate and a second substrate, bonded together with the sealing and bonding structure, and a method of providing a sealing and bonding material structure on at least one of two wafers and applying a force and optionally heat to the wafers to join them are described.Type: GrantFiled: January 5, 2012Date of Patent: October 21, 2014Assignee: Silex Microsystems ABInventors: Thorbjorn Ebefors, Edward Kalvesten, Niklas Svedin, Anders Eriksson
-
Patent number: 8860206Abstract: A multi-chip electronic package and methods of manufacture are provided. The method includes adjusting a piston position of one or more pistons with respect to one or more chips on a chip carrier. The adjusting includes placing a chip shim on the chips and placing a seal shim between a lid and the chip carrier. The seal shim is thicker than the chip shim. The adjusting further includes lowering the lid until the pistons contact the chip shim. The method further includes separating the lid and the chip carrier and removing the chip shim and the seal shim. The method further includes dispensing thermal interface material on the chips and lowering the lid until a gap filled with the thermal interface material is about a particle size of the thermal interface material. The method further includes sealing the lid to the chip carrier with sealant.Type: GrantFiled: September 30, 2013Date of Patent: October 14, 2014Assignee: International Business Machines CorporationInventors: Kamal K. Sikka, Hilton T. Toy, Krishna R. Tunga, Jeffrey A. Zitz
-
Patent number: 8853564Abstract: In some examples, a semiconductor package can be configured to electrically couple to a printed circuit board. The semiconductor package can include: (a) a lid having one or more first electrically conductive leads; (b) a base having a top, a bottom and one or more sides between the top and the bottom, the base having one or more second electrically conductive leads electrically coupled to the one or more first electrically conductive leads; (c) one or more first semiconductor devices mechanically coupled to the lid and electrically coupled to the one or more first electrically conductive leads; and (d) one or more first micro-electrical-mechanical system devices mechanically coupled to the lid and electrically coupled to the one or more first electrically conductive leads. The lid can be coupled to the base and at least one of the lid or the base has at least one port hole.Type: GrantFiled: April 30, 2010Date of Patent: October 7, 2014Assignee: Ubotic Intellectual Property Co. Ltd.Inventors: Chi Kwong Lo, Lik Hang Wan, Ming Wa Tam
-
Patent number: 8853839Abstract: A housing for integrated devices that includes an air-release mechanism is disclosed. This is achieved, in various embodiments, by forming a vent hole in a package substrate, and arranging a package lid over the package substrate. The vent hole allows air to be released from within the cavity package, thereby ensuring that the package lid remains stably affixed to the package substrate despite increased temperatures during processing. The vent hole may be sealed upon mounting the package onto a mounting substrate.Type: GrantFiled: October 4, 2012Date of Patent: October 7, 2014Assignee: Analog Devices, Inc.Inventors: Jia Gao, Jicheng Yang, Shafi Saiyed, Siu Lung Ng, Xiaojie Xue
-
Patent number: 8853850Abstract: A packaging scheme for MEMS device is provided. A method of packaging MEMS device in a semiconductor structure includes forming an insulation fence that surrounds the MEMS device on the semiconductor structure. The method further includes attaching a wafer of dielectric material to the insulation fence. The lid wafer, the insulation fence, and the semiconductor structure enclose the MEMS device.Type: GrantFiled: March 4, 2013Date of Patent: October 7, 2014Assignee: STMicroelectronics, Inc.Inventors: Venkatesh Mohanakrishnaswamy, Loi N. Nguyen, Venkata Ramana Yogi Mallela
-
Patent number: 8847383Abstract: An integrated circuit package strip employs a stiffener layer that houses a passive electronic component to maintain mechanical properties when a thinner substrate is used. The use of either a retention wall or a stiffener allows for the manufacture of these integrated circuit package using strip, matrix, or array technology where a larger board with a plurality of integrated circuit packages is produced industrially and then cut to individual units.Type: GrantFiled: February 1, 2012Date of Patent: September 30, 2014Assignee: ATI Technologies ULCInventors: Neil R. McLellan, Vincent K. Chan, Roden R. Topacio, III
-
Publication number: 20140264815Abstract: Various packages and methods are disclosed. A package according to an embodiment includes a substrate, a chip attached to a surface of the substrate with electrical connectors, a molding compound on the surface of the substrate and around the chip, an adhesive on a surface of the chip that is distal from the surface of the substrate, and a lid on the adhesive. In an embodiment, a region between the molding compound and the lid at a corner of the lid is free from the adhesive. In another embodiment, the lid has a recess in a surface of the lid facing the surface of the molding compound.Type: ApplicationFiled: March 12, 2013Publication date: September 18, 2014Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Patent number: 8829628Abstract: A MEMS package structure, including a substrate, an interconnecting structure, an upper metallic layer, a deposition element and a packaging element is provided. The interconnecting structure is disposed on the substrate. The MEMS structure is disposed on the substrate and within a first cavity. The upper metallic layer is disposed above the MEMS structure and the interconnecting structure, so as to form a second cavity located between the upper metallic layer and the interconnecting structure and communicates with the first cavity. The upper metallic layer has at least a first opening located above the interconnecting structure and at least a second opening located above the MEMS structure. Area of the first opening is greater than that of the second opening. The deposition element is disposed above the upper metallic layer to seal the second opening. The packaging element is disposed above the upper metallic layer to seal the first opening.Type: GrantFiled: June 28, 2012Date of Patent: September 9, 2014Assignee: Pixart Imaging Inc.Inventors: Hsin-Hui Hsu, Sheng-Ta Lee, Chuan-Wei Wang
-
Patent number: 8816493Abstract: A semiconductor device includes: a substrate; a semiconductor element on the substrate; an interconnection on the substrate and electrically connected to the semiconductor element; a window frame member on the substrate, surrounding the semiconductor element, and in contact with the interconnection; and a sealing window bonded to the window frame member and encapsulating the semiconductor element. The window frame member is a low melting glass and has a sheet resistance of 106-1010 ?/?.Type: GrantFiled: June 19, 2013Date of Patent: August 26, 2014Assignee: Mitsubishi Electric CorporationInventors: Yoichi Nogami, Yoshitsugu Yamamoto, Akira Inoue, Yoshinori Yokoyama, Jun Fujita, Kazuyo Endo, Shinnosuke Soda, Kazuyasu Nishikawa
-
Patent number: 8809784Abstract: In accordance with particular embodiments, a method for packaging an incident radiation detector includes depositing an opaque solder resistant material on a first surface of a transparent lid substrate configured to cover at least one detector. The method also includes forming at least one cavity in the lid substrate. The method further includes forming a first portion of at least one hermetic seal ring on the opaque solder resistant material. The first portion of each hermetic seal ring surrounds a perimeter of a corresponding cavity in the lid substrate. The method also includes aligning the first portion of the at least one hermetic seal ring with a second portion of the at least one hermetic seal ring. The method additionally includes bonding the first portion of the at least one hermetic seal ring with the second portion of the at least one hermetic seal ring with solder.Type: GrantFiled: October 18, 2011Date of Patent: August 19, 2014Assignee: Raytheon CompanyInventors: Roland W. Gooch, Stephen H. Black, Thomas A. Kocian, Buu Diep
-
Patent number: 8809974Abstract: In some embodiments, a semiconductor package can include: (a) a base having a cavity; (b) an interposer coupled to the base and at least partially over the cavity such that the interposer and the base form a back chamber, the interposer has a first opening into the back chamber; (c) a micro-electro-mechanical system device located over the interposer at the first opening; and (d) a lid coupled to the base. Other embodiments also are disclosed.Type: GrantFiled: February 26, 2010Date of Patent: August 19, 2014Assignee: Ubotic Intellectual Property Company LimitedInventors: Chi Kwong Lo, Lik Hang Wan, Ming Wa Tam
-
Patent number: 8803314Abstract: A method for forming an integrated circuit includes transforming at least a portion of a first substrate layer to form a conductive region within the first substrate layer. An integrated circuit device is provided proximate an outer surface of the first substrate layer. The integrated circuit device transmits or receives electrical signals through the conductive region. A second substrate layer is disposed proximate to the outer surface of the first substrate layer to enclose the integrated circuit device in a hermetic environment.Type: GrantFiled: December 14, 2012Date of Patent: August 12, 2014Assignee: Raytheon CompanyInventors: Premjeet Chahal, Francis J. Morris
-
Patent number: 8803312Abstract: A method for manufacturing semiconductor devices is disclosed. A semiconductor wafer is provided having a first surface and a second surface opposite to the first surface. A first glass substrate is provided which has at least one of cavities and openings at the bonding surface. The first glass substrate is bonded to the first surface of the semiconductor wafer such that the metal pads are arranged within respective cavities or openings of the first glass substrate. The second surface of the semiconductor wafer is machined. At least one metallization region is formed on the machined second surface of the semiconductor wafer.Type: GrantFiled: August 14, 2013Date of Patent: August 12, 2014Assignee: Infineon Technologies Austria AGInventors: Carsten von Koblinski, Gerald Lackner, Karin Schrettlinger, Markus Ottowitz
-
Patent number: 8800638Abstract: A heatsink and a heatsink-positioning system. The heatsink-positioning system includes a heatsink and a positioning device. The heatsink includes a circular top, a ring-shaped sidewall and a plurality of foot portions. The ring-shaped sidewall connects to the circular top and extends away from the circular top. The ring-shaped sidewall has at least one first positioning portion used for fixing the heatsink. The foot portions connect to the ring-shaped sidewall and extend away from the ring-shaped sidewall. Each foot portion has an opening. The positioning device has at least one second positioning portion corresponding to the first positioning portion and is used for fixing the first positioning portion. By utilizing the heatsink-positioning system, the problem of displacement of the heatsink can be improved.Type: GrantFiled: September 5, 2006Date of Patent: August 12, 2014Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Jun-Cheng Liu, Cheng-Cheng Liu
-
Patent number: 8804339Abstract: A power electronics assembly includes a semiconductor device, an insulated metal substrate, and a cooling structure. The insulated metal substrate includes a dielectric layer positioned between first and second metal layers, and a plurality of stress-relief through-features extending through the first metal layer, the second metal layer, the dielectric layer, or combinations thereof. The semiconductor device is thermally coupled to the first metal layer and the plurality of stress relief through-features is positioned around the semiconductor device. The cooling structure is bonded directly to the second metal layer of the insulated metal substrate. Insulated metal substrate assemblies are also disclosed. The insulated metal substrate includes a plurality of stress-relief through-features extending through a first metal layer, a second metal layer, and a dielectric layer. Vehicles having power electronics assemblies with stress-relief through-features are also disclosed.Type: GrantFiled: February 28, 2011Date of Patent: August 12, 2014Assignee: Toyota Motor Engineering & Manufacturing North America, Inc.Inventor: Brian Joseph Robert
-
Patent number: 8796840Abstract: A semiconductor assembly includes a first subassembly comprising a heat sink and a first patterned polymer layer disposed on a surface of the heat sink to define an exposed portion of the first surface. The exposed portion of the first surface extends radially inward along the heat sink surface from the first layer. The subassembly also includes a second patterned polymer layer disposed on a radially outer portion of the first patterned polymer layer. The first and second layers define a cell for accommodating a power semiconductor die. Solder material is disposed on the exposed portion of the heat sink surface and in the cell. A power semiconductor die is located within the cell on a radially inward portion of the first layer and thermally coupled to the heat sink by the solder material.Type: GrantFiled: March 16, 2012Date of Patent: August 5, 2014Assignee: Vishay General Semiconductor LLCInventors: Wan-Lan Chiang, Kuang Hann Lin, Chih-Ping Peng
-
Patent number: 8796697Abstract: A semiconductor device includes: a package; an input matching circuit and an output matching circuit in the package; and transistor chips between the input matching circuit and the output matching circuit in the package. Each transistor chip includes a semiconductor substrate having long sides and short sides that are shorter than the long sides, and a gate electrode, a drain electrode and a source electrode on the semiconductor substrate. The gate electrode has gate fingers arranged along the long sides of the semiconductor substrate and a gate pad commonly connected to the gate fingers and connected to the input matching circuit via a first wire. The drain electrode is connected to the output matching circuit via a second wire. The long sides of the semiconductor substrates of the transistor chips are oblique with respect to an input/output direction extending from the input matching circuit to the output matching circuit.Type: GrantFiled: March 14, 2013Date of Patent: August 5, 2014Assignee: Mitsubishi Electric CorporationInventors: Tetsuo Kunii, Seiichi Tsuji, Motoyoshi Koyanagi
-
Patent number: 8791561Abstract: A support substrate includes a first surface and a second surface located above the level of the first surface. Chips are mounted on the first surface. A first insulating film is disposed over each chip. First conductive plugs are connected to the chip extending through each first insulating film. Filler material made of resin filling a space between chips. Wirings are disposed over the first insulating film and the filler material for interconnecting different chips. The second surface, an upper surface of the first insulating film and an upper surface of the filler material are located at the same level.Type: GrantFiled: February 11, 2013Date of Patent: July 29, 2014Assignees: Fujitsu Limited, Shinko Electric Industries Co., Ltd.Inventors: Sadahiro Kishii, Tsuyoshi Kanki, Yoshihiro Nakata, Yasushi Kobayashi, Masato Tanaka, Akio Rokugawa
-
Publication number: 20140203424Abstract: An electronic device includes a substrate; an element configured to be formed on the substrate; a sidewall member configured to enclose the element on the substrate; a cover member configured to be disposed on the sidewall member, and to partition a space around the element along with the sidewall member on the substrate; and a seal member configured to be disposed outside of the sidewall member, to bond the sidewall member and the cover member to a surface of the substrate, and to seal the space.Type: ApplicationFiled: April 11, 2014Publication date: July 24, 2014Applicant: FUJITSU LIMITEDInventor: Takeaki Shimanouchi
-
Patent number: 8786107Abstract: A semiconductor module includes a semiconductor having a semiconductor substrate, a first electrode formed on one surface of the semiconductor substrate, and a second electrode formed on an opposite surface of the semiconductor substrate. A first conductive member is in contact with the first electrode. A second conductive member is in contact with the second electrode. A third conductive member is in contact with the second conductive member and extends along the first conductive member. An insulating member provides insulation between the first conductive member and the third conductive member. The third conductive member is fixed to the first conductive member and the second conductive member by being sandwiched between the first conductive member and the second conductive member. The semiconductor device is fixed to the first conductive member and the second conductive member by being sandwiched between the first conductive member and the second conductive member.Type: GrantFiled: September 13, 2012Date of Patent: July 22, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventor: Norimune Orimoto
-
Patent number: 8786077Abstract: Certain embodiments provide a semiconductor device including a first substrate, a circuit element, a second substrate, a metal layer, and a radiation plate. The circuit element is formed on a front surface of the first substrate and has an electrode. The second substrate has a first face, and is laminated on the first substrate so that the first face of the second substrate faces a front surface of the first substrate. The second substrate has a via hole arranged on the electrode. The metal layer is formed inside of the via hole. The radiation plate is formed on a second face of the second substrate, and is connected to the metal layer.Type: GrantFiled: December 21, 2011Date of Patent: July 22, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Jeoungchill Shim
-
Patent number: 8786075Abstract: An electrical circuit and/or lid therefor that, among other things, efficiently accommodates devices of different respective heights, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.Type: GrantFiled: April 27, 2012Date of Patent: July 22, 2014Inventors: Jeffery Alan Miks, John McCormick
-
Patent number: 8779585Abstract: A method and structures are provided for implementing enhanced thermal conductivity between a lid and heat sink for stacked modules. A chip lid and lateral heat distributor includes cooperating features for implementing enhanced thermal conductivity. The chip lid includes a groove along an inner side wall including a flat wall surface and a curved edge surface. The lateral heat distributor includes a mating edge portion received within the groove. The mating edge portion includes a bent arm for engaging the curved edge surface groove and a flat portion. The lateral heat distributor is assembled into place with the chip lid, the mating edge portion of the lateral heat distributor bends and snaps into the groove of the chip lid. The bent arm portion presses on the curved surface of the groove, and provides an upward force to push the flat portion against the flat wall surface of the groove.Type: GrantFiled: August 5, 2011Date of Patent: July 15, 2014Assignee: International Business Machines CorporationInventors: Kevin M. O'Connell, Arvind K. Sinha, Kory W. Weckman, II
-
Patent number: 8779535Abstract: Integrated devices and methods for packaging the same can include an external housing, an internal housing positioned within the external housing, and an external cavity formed between the external housing and the internal housing. An integrated device die can be positioned within the external cavity in fluid communication with an internal cavity formed by the internal lid. An air way can extend through the external cavity to the internal cavity, and can further extend from the internal cavity to the external cavity. The air way can provide fluid communication between the package exterior and the integrated device die, while reducing contamination of the integrated device die.Type: GrantFiled: March 14, 2012Date of Patent: July 15, 2014Assignee: Analog Devices, Inc.Inventors: Thomas M. Goida, Jicheng Yang