At Least One Layer Of Silicide Or Polycrystalline Silicon Patents (Class 257/754)
-
Publication number: 20100117238Abstract: The invention relates to a method for fabricating a layer comprising nickel monosilicide NiSi on a substrate comprising silicon successively comprising the following steps: a) a step of incorporating, on a portion of the thickness of the said substrate comprising silicon, an element selected from W, Ti, Ta, Mo, Cr and mixtures thereof; b) a step of depositing, on the said substrate obtained in step a), a layer of nickel and a layer of an element selected from Pt, Pd, Rh and mixtures thereof or a layer comprising both nickel and an element selected from Pt, Pd, Rh and mixtures thereof; c) a step of heating to a temperature sufficient for obtaining the formation of a layer comprising nickel silicide optionally in the form of nickel monosilicide NiSi; d) a step of incorporating fluorine in the said layer obtained in c); and e) optionally, a step of heating to a sufficient temperature to convert the layer mentioned in d) to a layer comprising nickel silicide entirely in the form of nickel monosilicide NiSi.Type: ApplicationFiled: November 5, 2009Publication date: May 13, 2010Applicant: COMMISSARIAT A L' ENERGIE ATOMIQUEInventors: Fabrice NEMOUCHI, VĂ©ronique Carron
-
Patent number: 7705441Abstract: A semiconductor module is disclosed. One embodiment provides a first semiconductor chip, a second semiconductor chip and a spacer. The first semiconductor chip has a depression at a first main surface. The spacer applied to the first main surface and at least partly fills the depression. The second semiconductor chip is applied to the spacer.Type: GrantFiled: March 6, 2007Date of Patent: April 27, 2010Assignee: Infineon Technologies AGInventors: Joachim Mahler, Reimund Engl, Thomas Behrens
-
Patent number: 7705459Abstract: An example disclosed semiconductor device includes a semiconductor substrate, a lower interlayer insulating layer formed on the substrate, a lower wire formed on the lower interlayer insulating layer, and an upper interlayer insulating layer which is formed on the lower interlayer insulating layer and has a via hole to expose the lower wire. The lower wire includes a metal layer pattern and a conductive layer pattern, and the metal layer pattern has a protruding portion and the conductive layer pattern is formed on the upper part of the protruding portion of the metal layer pattern and has a hole to expose the protruding portion.Type: GrantFiled: August 21, 2008Date of Patent: April 27, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang-Kwon Kim
-
Patent number: 7701059Abstract: A process for forming a local interconnect includes applying a layer of metal over a semiconductor layer. A layer of metal silicide is formed over the layer of metal. The layer of metal silicide is patterned to define the boundaries of the local interconnect. The metal silicide is reacted with the layer of metal to form a composite structure. The composite structure includes the metal silicide, another metal silicide formed as silicon from the metal silicide reacts with the underlying layer of metal and an intermetallic compound of the metal from the layer of metal and metal from the layer of metal silicide. The unreacted layer of metal is removed with the composite structure remaining as the local interconnect.Type: GrantFiled: August 21, 1997Date of Patent: April 20, 2010Assignee: Micron Technology, Inc.Inventor: Jigish D. Trivedi
-
Patent number: 7701058Abstract: Defect density of a polysilicon metal silicide wiring is reduced by employing a block of undoped polysilicon metal silicide in locations in which dopants are not needed in the underlying polysilicon. Furthermore, detection of presence of defects in the polysilicon metal wiring that adversely impacts device performance at high frequency is facilitated by employing a block of undoped polysilicon metal silicide since defects in undoped polysilicon metal silicide is more readily detectable than defects in doped polysilicon metal silicide. Locations wherein undoped polysilicon metal silicide wiring is employed include areas over shallow trench isolation.Type: GrantFiled: January 26, 2007Date of Patent: April 20, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Publication number: 20100090343Abstract: A cap layer for a copper interconnect structure formed in a first dielectric layer is provided. In an embodiment, the cap layer may be formed by an in-situ deposition process in which a process gas comprising germanium, arsenic, tungsten, or gallium is introduced, thereby forming a copper-metal cap layer. In another embodiment, a copper-metal silicide cap is provided. In this embodiment, silane is introduced before, during, or after a process gas is introduced, the process gas comprising germanium, arsenic, tungsten, or gallium. Thereafter, an optional etch stop layer may be formed, and a second dielectric layer may be formed over the etch stop layer or the first dielectric layer.Type: ApplicationFiled: December 15, 2009Publication date: April 15, 2010Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hui-Lin Chang, Hung Chun Tsai, Yung-Cheng Lu, Syun-Ming Jang
-
Patent number: 7692303Abstract: A semiconductor device includes: a P-type semiconductor layer formed in a surface region of a semiconductor substrate; a first gate insulating film formed on the P-type semiconductor layer; a first gate electrode; and a first source region and a first drain region formed in the P-type semiconductor layer to interpose a region under the first gate electrode in a direction of gate length. The first gate electrode includes: a first silicide film formed on the first gate insulating film and containing nickel silicide having a first composition ratio of nickel to silicon as a main component; a conductive film formed on the first silicide film; and a second silicide film formed on the conductive film and containing nickel silicide having a second composition ratio of nickel to silicon as a main component. The second composition ratio is larger than the first composition ratio.Type: GrantFiled: May 24, 2007Date of Patent: April 6, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Watanabe
-
Publication number: 20100078690Abstract: As a method for constituting a pre-metal interlayer insulating film, such method is considered as forming a CVD silicon oxide-based insulating film having good filling properties of a silicon oxide film by ozone TEOS, reflowing the film at high temperatures to planarize it, then stacking a silicon oxide film having good CMP scratch resistance by plasma TEOS, and, further, planarizing it by CMP. However, it was made clear that, in a process for forming a contact hole, crack in the pre-metal interlayer insulating film is exposed in the contact hole, into which barrier metal intrudes to cause short-circuit defects. In the present invention, in the pre-metal process, after forming the ozone TEOS film over an etch stop film, the ozone TEOS film is once etched back so as to expose the etch stop film over a gate structure, and, after that, a plasma TEOS film is formed over the remaining ozone TEOS film, and then the plasma TEOS film is planarized by CMP.Type: ApplicationFiled: September 12, 2009Publication date: April 1, 2010Inventors: Masao SUGIYAMA, Yoshiyuki KANEKO, Yoshinori KONDO, Masayoshi HIRASAWA
-
Patent number: 7679140Abstract: Provided is a strained SOI structure and a method of manufacturing the strained SOI structure. The strained SOI structure includes an insulating substrate, a SiO2 layer formed on the insulating substrate, and a strained silicon layer formed on the SiO2 layer.Type: GrantFiled: December 19, 2007Date of Patent: March 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Young-soo Park, Wenxu Xianyu, Takashi Noguchi
-
Patent number: 7679192Abstract: A semiconductor device includes a semiconductor substrate, an interlayer insulating film formed over the substrate, a trench formed in the interlayer insulating film, a cover film formed over the inside surface of the trench, a barrier layer formed over the cover film; and a metal line formed over the barrier layer which fills and seals the trench. The metal line is in direct contact with the semiconductor substrate.Type: GrantFiled: December 28, 2006Date of Patent: March 16, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Han-Choon Lee
-
Patent number: 7678686Abstract: A method of forming a copper metal line in a semiconductor device includes depositing an interlayer insulating layer on a semiconductor substrate having a lower metal line, forming a via contact hole and a metal line pattern in the semiconductor substrate, sequentially depositing a barrier metal film and a copper seed layer, forming a copper film on a surface of the semiconductor substrate, removing the copper film and the barrier metal film, other than the portion of a copper metal line to be formed, removing a native oxide film existing on a surface of the copper metal line of the semiconductor substrate, depositing a silicon layer on the semiconductor substrate, making the deposited silicon layer and copper metal react to each other to form a copper silicide layer, removing a remaining silicon layer without being reacted, and depositing an insulating anti-diffusion film over the semiconductor substrate.Type: GrantFiled: July 9, 2007Date of Patent: March 16, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Hyuk Park
-
Patent number: 7679191Abstract: The semiconductor device, in which a flaking of a layer or an element is prevented, is provided. A bonding pad section 13 of a semiconductor device 1 includes a polysilicon film 131, a barrier metal film 133 provided on the polysilicon film 131 and a metallic electrode 134 provided on the barrier metal film 133. The surface roughness of the surface of the polysilicon film 131 in the side of the barrier metal film 133 is equal to or larger than 3 nm. Further, the polysilicon film 131 contains substantially no phosphorus.Type: GrantFiled: June 29, 2006Date of Patent: March 16, 2010Assignee: NEC Electronics CorporationInventor: Kouji Nakajima
-
Publication number: 20100059892Abstract: The present invention provides a production method of a semiconductor device, a production method of a display device, a semiconductor device, a production method of a semiconductor element, and a semiconductor element, each capable of providing a lower-resistance semiconductor element which is more finely prepared through more simple steps. The production method of the semiconductor device of the present invention is a production method of a semiconductor device including a semiconductor element on a substrate, wherein the production method includes a metal silicide-forming step of: transferring the semiconductor element onto the substrate, the semiconductor element having a multilayer structure of a silicon layer and a metal layer, and by heating, forming metal silicide from silicon for a metal layer-side part of the silicon layer and metal for a silicon layer-side part of the metal layer.Type: ApplicationFiled: December 14, 2007Publication date: March 11, 2010Inventors: Michiko Takei, Kazuhide Tomiyasu, Yasumori Fukushima, Yutaka Takafuji, Masao Moriguchi, Steven Roy Droes
-
Patent number: 7663164Abstract: A protection diode is used in a CMOS integrated circuit device to direct charged particles to benign locations and prevent damage to the device. The protection diode includes a well region of a first conductivity type formed in a surface of a semiconductor substrate, a heavily doped P-type impurity region disposed within the well region, a heavily doped N-type impurity region disposed within the well region and an STI structure interposed therebetween. A top surface of the STI structure extends above the surface. A silicide resistant block-out layer is formed over the STI structure and extends laterally beyond the STI structure, covering any counterdoped sections that may undesirably be formed in the substrate adjacent the STI structure during implantation operations. The method for forming the structure utilizes processing operations and materials used in the formation of the CMOS integrated circuit device.Type: GrantFiled: January 26, 2005Date of Patent: February 16, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Bor-Zen Tien, Tzong-Sheng Chang, Yung-Fu Shen, Jieh-Ting Chang
-
Patent number: 7663237Abstract: A semiconductor structure and a method of forming the same using replacement gate processes are provided. The semiconductor structure includes a butted contact coupling a source/drain region, or a silicide on the source/drain region, of a first transistor and a gate extension. The semiconductor structure further includes a contact pad over the source/drain region of the first transistor and electrically coupled to the source/drain region. The addition of the contact pad reduces the contact resistance and the possibility that an open circuit is formed between the butted contact and the source/drain region. The contact pad preferably has a top surface substantially leveled with a top surface of the gate extension.Type: GrantFiled: December 27, 2005Date of Patent: February 16, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yuan-Ching Peng, Chloe Hsin-yi Chen, David Hsu-Wei Lwu, Shyue-Shyh Lin, Wei-Ming Chen
-
Patent number: 7659627Abstract: A photodiode balanced in increased sensitivity and speed. The photodiode includes a semiconductor substrate, an active region formed on the semiconductor substrate, and a comb electrode connected to the active region. The comb electrode includes a plurality of electrode fingers, and each of the electrode fingers includes a transparent electrode contacting the active region, and an opaque electrode formed on the transparent electrode. Here, the width of the opaque electrode is set smaller than the width of the transparent electrode.Type: GrantFiled: December 5, 2007Date of Patent: February 9, 2010Assignees: FUJIFILM Corporation, Massachusetts Instutite of TechnologyInventors: Yukiya Miyachi, Wojciech P. Giziewicz, Jurgen Michel, Lionel C. Kimerling
-
Publication number: 20100025773Abstract: A region is locally modified so as to create a zone that extends as far as at least part of the surface of the region and is formed from a material that can be removed selectively with respect to the material of the region. The region is then covered with an insulating material. An orifice is formed in the insulating material emerging at the surface of the zone. The selectively removable material is removed from the zone through the orifice so as to form a cavity in place of the zone. The cavity and the orifice are then filled with at least one electrically conducting material so as to form a contact pad.Type: ApplicationFiled: August 10, 2009Publication date: February 4, 2010Applicants: STMicroelectronics S.A., STMicroelectronics (Crolles 2) SASInventors: Damien Lenoble, Philippe Coronel, Robin Cerutti
-
Patent number: 7649263Abstract: A semiconductor device including at least one conductive structure is provided. The conductive structure includes a silicon-containing conductive layer, a refractory metal salicide layer and a protection layer. The refractory metal salicide layer is disposed over the silicon-containing conductive layer. The protection layer is disposed over the refractory metal salicide layer. Another semiconductor device including at least one conductive structure is also provided. The conductive structure includes a silicon-containing conductive layer, a refractory metal alloy salicide layer and a protection layer. The refractory metal alloy salicide layer is disposed over the silicon-containing conductive layer. The refractory metal alloy salicide layer is formed from a reaction of silicon of the silicon-containing conductive layer and a refractory metal alloy layer which includes a first refractory metal and a second refractory metal. The protection layer is disposed over the refractory metal alloy salicide layer.Type: GrantFiled: November 23, 2007Date of Patent: January 19, 2010Assignee: United Microelectronics Corp.Inventors: Yu-Lan Chang, Chao-Ching Hsieh, Yi-Yiing Chiang, Yi-Wei Chen, Tzung-Yu Hung
-
Publication number: 20090321848Abstract: A method of manufacturing a semiconductor device according to the present invention includes the steps of introducing first impurities of a first conductivity type into a main surface of a semiconductor substrate 1 to form a first impurity region, introducing second impurities of a second conductivity type to form a second impurity region, forming a first nickel silicide film on the first impurity region and forming a second nickel silicide film on the second impurity region, removing an oxide film formed on each of the first and second nickel silicide films by using a mixed gas having an NH3 gas and a gas containing a hydrogen element mixed therein, and forming a first conducting film on the first nickel silicide film and forming a second conducting film on the second nickel silicide film, with the oxide film removed.Type: ApplicationFiled: September 9, 2009Publication date: December 31, 2009Applicant: Renesas Technology Corp.Inventors: Kazuhito Ichinose, Akie Yutani
-
Publication number: 20090315183Abstract: A layer-stacked wiring made up of a microcrystalline silicon thin film and a metal thin film is provided which is capable of suppressing an excessive silicide formation reaction between the microcrystalline silicon thin film and metal thin film, thereby preventing peeling of the thin film. In a polycrystalline silicon TFT (Thin Film Transistor) using the layer-stacked wiring, the microcrystalline silicon thin film is so configured that its crystal grains each having a length of the microcrystalline silicon thin film in a direction of a film thickness being 60% or more of a film thickness of the microcrystalline silicon thin film amount to 15% or less of total number of crystal grains or that its crystal grains each having a length of the microcrystalline silicon thin film in a direction of a film thickness being 50% or less of a film thickness of the microcrystalline silicon thin film amount to 85% or more of the total number of crystal grains making up the microcrystalline silicon thin film.Type: ApplicationFiled: June 24, 2009Publication date: December 24, 2009Applicants: NEC Corporation, NEC LCD Technologies, Ltd.Inventors: Jun TANAKA, Hiroshi KANOH
-
Publication number: 20090315182Abstract: A method for forming an interconnect structure includes forming a dielectric layer above a first layer having a conductive region defined therein. An opening is defined in the dielectric layer to expose at least a portion of the conductive region. A metal silicide is formed in the opening to define the interconnect structure. A semiconductor device includes a first layer having a conductive region defined therein, a dielectric layer formed above the first layer, and a metal silicide interconnect structure extending through the dielectric layer to communicate with the conductive region.Type: ApplicationFiled: June 24, 2008Publication date: December 24, 2009Inventors: Paul R. Besser, Christian Lavoie, Cyril Cabral, JR., Stephen M. Rossnagel, Kenneth P. Rodbell
-
Patent number: 7635919Abstract: A method for protecting an electronic component including a semiconductor chip with a first elastic modulus includes steps as follows. At least one application of a first protective substance is applied on an outer surface of the semiconductor chip. The first protective substance has a second elastic modulus. A second substance is applied to an outer surface of the first protective substance. The second substance has a third elastic modulus. The second elastic modulus is substantially lower than the first elastic modulus and the third elastic modulus, and the first protective substance protects the semiconductor chip from damage during the application of the second substance and/or during the life of the semiconductor chip.Type: GrantFiled: May 26, 2005Date of Patent: December 22, 2009Assignee: Rockwell Collins, Inc.Inventors: Guy N. Smith, Alan P. Boone
-
Patent number: 7633148Abstract: A plurality of conductive pads (2) are formed on a mounting surface of a mounting board. Conductive pads (11) are formed on a principal surface of a semiconductor chip (10) at positions corresponding to the conductive pads of the mounting board, when the principal surface faces toward the mounting board. A plurality of conductive nanotubes (12) extend from the conductive pads of one of the mounting board and the semiconductor chip. A press mechanism (3) presses the semiconductor chip against the mounting board and restricts a position of the semiconductor chip on the mounting surface to mount the semiconductor chip on the mounting board, in a state that tips of the conductive nanotubes are in contact with the corresponding conductive pads not formed with the conductive nanotubes.Type: GrantFiled: February 15, 2007Date of Patent: December 15, 2009Assignee: Fujitsu LimitedInventors: Yuji Awano, Masataka Mizukoshi, Taisuke Iwai, Tomoji Nakamura
-
Patent number: 7629254Abstract: Embodiments relater to a semiconductor device and a method of fabricating the same. A source/drain area may be formed by using the spacer having the dual structure of the oxide layer and nitride layer. After etching a part of the oxide layer, the salicide layer may be formed on the gate electrode and the source/drain area, and the spacer may be removed. The contact area may be ensured, so a higher degree of integration may be achieved.Type: GrantFiled: September 4, 2007Date of Patent: December 8, 2009Assignee: Dongbu HiTek Co., Ltd.Inventor: Jin-Ha Park
-
Publication number: 20090294968Abstract: A structure for suppressing localized metal precipitate formation (LMPF) in semiconductor processing. For each metal wire that is exposed to the manufacturing environment and is electrically coupled to an N region, at least one P+ region is formed electrically coupled to the same metal wire. As a result, few excess electrons are available to combine with metal ions to form localized metal precipitate at the metal wire. A monitoring ramp terminal can be formed around and electrically disconnected from the metal wire. By applying a voltage difference to the metal wire and the monitoring ramp terminal and measuring the resulting current flowing through the metal wire and the monitoring ramp terminal, it can be determined whether localized metal precipitate is formed at the metal wire.Type: ApplicationFiled: August 7, 2009Publication date: December 3, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jonathan D. Chapple-Sokol, Terence B. Hook, Baozhen Li, Thomas L. McDevitt, Christopher A. Ponsolle, Bette B. Reuter, Timothy D. Sullivan, Jeffrey S. Zimmerman
-
Patent number: 7625641Abstract: A method of forming a crystalline phase material includes: providing stress inducing material within or operatively adjacent a material of a first crystalline phase; and annealing under conditions effective to transform the material to a second crystalline phase. The stress inducing material preferably induces compressive stress during the anneal to lower the activation energy to produce a more dense second crystalline phase. Example compressive stress inducing materials are SiO2, Si3N4, Ge, W and Co. Where the compressive stress inducing material is provided on the same side of a wafer as the crystalline phase material, it is provided to have a thermal coefficient of expansion which is less than that of the first phase crystalline material. Where the compressive stress inducing material is provided on the opposite side of a wafer, it is provided to have a thermal coefficient of expansion which is greater than that of the first phase crystalline material.Type: GrantFiled: June 19, 2006Date of Patent: December 1, 2009Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Sujit Sharan
-
Patent number: 7608926Abstract: A new method to polish down conductive lines in the manufacture of an integrated circuit device is achieved. The method comprises providing a plurality of conductive lines overlying a substrate. A high density plasma (HDP) oxide layer is deposited overlying the substrate and the conductive lines. In the regions between the conductive lines, first planar surfaces of the HDP oxide layer are formed below the top of the conductive lines. The HDP oxide layer is sputtered down overlying the conductive lines such that second planar surfaces of the HDP oxide layer are formed above the conductive lines. A polish stopping layer is deposited overlying the HDP oxide layer. A film layer is deposited overlying the polish stopping layer. The film layer is polished down to the polish stopping layer overlying the second planar top surfaces.Type: GrantFiled: January 6, 2006Date of Patent: October 27, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kern-Huat Ang, Chai-Chen Liu, Chiang-Yung Ku, Jui-Feng Jao, Sheng-Chen Wang
-
Patent number: 7592705Abstract: A method and apparatus for partially strapping two polysilicon lines, each having a first end and second end, uses a metal line having a plurality of spaced apart metal segments with each metal segment partially strapping a different portion of a polysilicon line. The metal segments are arranged from the first end to the second end with the signals propagating from the second end to the first end. Where two metal segments are used, the segments have lengths of x = 2 ? L 7 and L?X where L is the length between the first end and the second end. Where three segments are used, the segments have lengths of X=0.25L, Y=0.48L, and Z=0.27L.Type: GrantFiled: November 14, 2006Date of Patent: September 22, 2009Assignee: Silicon Storage Technology, Inc.Inventor: Michael James Heinz
-
Publication number: 20090218695Abstract: A semiconductor structure and methods of making the same. The semiconductor structure includes a substrate having a silicide region disposed above a doped region, and a metal contact extending through the silicide region and being in direct contact with the doped region.Type: ApplicationFiled: May 12, 2009Publication date: September 3, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Keith Kwong Hon Wong, Chih-Chao Yang, Haining S. Yang
-
Patent number: 7576440Abstract: A semiconductor chip comprises a semiconductor substrate having integrated circuits formed on a cell region and a peripheral circuit region adjacent to each other. A bond pad-wiring pattern is formed on the semiconductor substrate. A pad-rearrangement pattern is electrically connected to the bond pad-wiring pattern. The pad-rearrangement pattern includes a bond pad disposed over at least a part of the cell region. The bond pad-wiring pattern is formed substantially in a center region of the semiconductor substrate. Thus, with the embodiments of the present invention, the overall chip size can thereby be substantially reduced and an MCP can be fabricated without the problems mentioned above.Type: GrantFiled: November 2, 2006Date of Patent: August 18, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Publication number: 20090194877Abstract: A plurality of conductive layers and a plurality of wiring layers connecting a supporting substrate having SOI structure and uppermost wire are formed along a peripheral part of a semiconductor chip together with the uppermost wire, to thereby surround a transistor forming region in which a transistor is to be formed.Type: ApplicationFiled: March 6, 2009Publication date: August 6, 2009Applicant: Renesas Technology Corp.Inventors: Yukio Maki, Takashi Ipposhi, Toshiaki Iwamatsu
-
Publication number: 20090194813Abstract: The semiconductor device comprises a word line and a bit line. The word line comprises a gate electrode and a first metal interconnect. The first metal interconnect has contact with the gate electrode and extends into a region upper than a first impurity-diffused region in a first direction. The bit line comprises a connecting part and a second metal interconnect. The connecting part is formed so as to have contact with at least part of the side surface of the first impurity-diffused region. The second metal interconnect has contact with the connecting part and extends into a region lower than the semiconductor region in a second direction orthogonal to the first direction.Type: ApplicationFiled: January 27, 2009Publication date: August 6, 2009Applicant: Elpida Memory, Inc.Inventor: Hiroyuki FUJIMOTO
-
Patent number: 7566974Abstract: The invention provides for polysilicon vias connecting conductive polysilicon layers formed at different heights. Polysilicon vias are advantageously used in a monolithic three dimensional memory array of charge storage transistors. Polysilicon vias according to the present invention can be used, for example, to connect the channel layer of a first device level of charge storage transistor memory cells to the channel layer of a second device layer of such cells formed above the first device level. Similarly, vias according to the present invention can be used to connect the wordline of a first device level of charge storage transistor memory cells to the channel layer of a second device layer of such cells.Type: GrantFiled: September 29, 2004Date of Patent: July 28, 2009Assignee: SanDisk 3D, LLCInventors: Michael W. Konevecki, Usha Raghuram, Maitreyee Mahajani, Tanmay Kumar, Sucheta Nallamothu, Andrew J. Walker
-
Publication number: 20090166872Abstract: A memory device with improved word line structure is disclosed. The memory device includes a plurality of polysilicon strips substantially parallel to each other on the substrate, the plurality of polysilicon strips arranged in two interleaved groups of a first group and a second group. The memory device further includes a first layer of conductive strips forming a plurality of bit lines and a second layer of meal strips, the second layer of conductive strips overlying the polysilicon strips and coupled to the first group of polysilicon strips. In addition, the memory device includes a third layer of conductive strips forming one or more power line, and a fourth layer of metal strips, the fourth layer of conductive strips overlying the second layer of conductive strips and coupled to the second group of polysilicon strips to form a new word line structure having a low resistance.Type: ApplicationFiled: April 10, 2008Publication date: July 2, 2009Inventors: Shine Chung, Cheng-Hsien Hung
-
Patent number: 7547977Abstract: In one embodiment, a semiconductor chip has one or more peripheral bond pads. The semiconductor chip comprises a semiconductor substrate having a cell region and a peripheral circuit region adjacent to each other; a bond pad-wiring pattern formed on at least a part of the peripheral region of the semiconductor substrate; a passivation layer formed on the bond pad-wiring pattern and exposed portions of the semiconductor substrate; a pad-rearrangement pattern disposed over the passivation layer and electrically connected to the bond pad-wiring pattern; and an insulating layer formed over the pad-rearrangement pattern. The insulating layer has an opening therein that exposes a portion of the pad-rearrangement pattern to define a bond pad. The bond pad is disposed over at least a part of the cell region.Type: GrantFiled: December 27, 2006Date of Patent: June 16, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Publication number: 20090146306Abstract: The present invention relates to a semiconductor device with an epitaxially grown titanium silicide layer having a phase of C49 and a method for fabricating the same. This titanium silicide layer has a predetermined interfacial energy that does not transform the phase of the titanium layer, and thus, occurrences of agglomeration of the titanium layer and a grooving phenomenon can be prevented. The semiconductor device includes: a silicon layer; an insulation layer formed on the silicon layer, wherein a partial portion of the insulation layer is opened to form a contact hole exposing a partial portion of the silicon layer; an epitaxially grown titanium silicide layer having a phase of C49 and formed on the exposed silicon substrate disposed within the contact hole; and a metal layer formed on an upper surface of the titanium silicide layer.Type: ApplicationFiled: December 16, 2008Publication date: June 11, 2009Inventors: Moon-Keun Lee, Tae-Kwon Lee, Jun-Mo Yang, Tae-Su Park, Yoon-Jik Lee
-
Patent number: 7541682Abstract: A semiconductor chip has one or more peripheral bond pads. The semiconductor chip comprises a semiconductor substrate having a cell region and a peripheral circuit region adjacent to each other. A bond pad-wiring pattern is formed on at least a part of the peripheral region of the semiconductor substrate. A passivation layer is formed on the bond pad-wiring pattern and exposed portions of the semiconductor substrate; a pad-rearrangement pattern disposed over the passivation layer and electrically connected to the bond pad-wiring pattern; and an insulating layer formed over the pad-rearrangement pattern. The insulating layer has an opening therein that exposes a portion of the pad-rearrangement pattern to define a bond pad. The bond pad is disposed over at least a part of the cell region.Type: GrantFiled: November 2, 2006Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Song, Il-Heung Choi, Jeong-Jin Kim, Hae-Jeong Sohn, Chung-Woo Lee
-
Patent number: 7538016Abstract: The present invention describes a method including the steps of providing a single crystal semiconductor substrate, forming a layer of rare earth silicide on a surface of the semiconductor substrate, forming a first layer of insulating material on the layer of rare earth silicide, forming a layer of electrically conductive material on the first layer of insulating material, and forming a second layer of insulating material on the layer of electrically conductive material. In one embodiment the step of forming the layer of rare earth silicide includes depositing a layer of rare earth metal on a surface of the semiconductor substrate depositing a layer of insulating material on the layer of rare earth metal, and annealing the structure to form a layer of rare earth silicide in conjunction with the surface of the semiconductor substrate and a rare earth doped insulating layer in conjunction with the layer of insulating material.Type: GrantFiled: December 20, 2007Date of Patent: May 26, 2009Assignee: Translucent, Inc.Inventors: Petar B. Atanakovic, Michael Lebby
-
Patent number: 7531896Abstract: A system and method is disclosed for minimizing increases in via resistance by applying a nitrogen plasma after a titanium liner deposition. A via in a semiconductor device is formed by placing a metal layer on a substrate and placing a layer of anti-reflective coating (ARC) titanium nitride (TiN) over the metal layer. A layer of dielectric material is placed over the ARC TiN layer and a via passage is etched through the dielectric and partially through the ARC TiN layer. A titanium layer is then deposited and subjected to a nitrogen plasma process. The nitrogen plasma converts the titanium layer to a first layer of titanium nitride. The first layer of titanium nitride does not react with fluorine to form a high resistance compound. Therefore the electrical resistance of the first layer of titanium nitride does not significantly increase during subsequent thermal cycles.Type: GrantFiled: September 1, 2006Date of Patent: May 12, 2009Assignee: National Semiconductor CorporationInventors: Sergei Drizlikh, Thomas John Francis
-
Patent number: 7528430Abstract: The invention includes a method of forming a rugged semiconductor-containing surface. A first semiconductor layer is formed over a substrate, and a second semiconductor layer is formed over the first semiconductor layer. Subsequently, a third semiconductor layer is formed over the second semiconductor layer, and semiconductor-containing seeds are formed over the third semiconductor layer. The seeds are annealed to form the rugged semiconductor-containing surface. The first, second and third semiconductor layers are part of a common stack, and can be together utilized within a storage node of a capacitor construction. The invention also includes semiconductor structures comprising rugged surfaces. The rugged surfaces can be, for example, rugged silicon.Type: GrantFiled: June 7, 2006Date of Patent: May 5, 2009Assignee: Micron Technology, Inc.Inventors: Shenlin Chen, Trung Tri Doan, Guy T. Blalock, Lyle D. Breiner, Er-Xuan Ping
-
Publication number: 20090085213Abstract: A semiconductor memory device employs a SONOS type memory architecture and includes a bit line diffusion layer in a shallow trench groove in which a conductive film is buried. This makes it possible to decrease the resistivity of the bit line diffusion layer without enlarging the area on the main surface of the semiconductor substrate, and to fabricate the semiconductor memory device having stable electric characteristics without enlarging the cell area. The bit line is formed by implanting ions into the sidewall of Si3N4.Type: ApplicationFiled: August 27, 2008Publication date: April 2, 2009Inventors: Masahiko HIGASHI, Hiroyuki Nansei
-
Publication number: 20090065940Abstract: According to a method of forming a metal wiring of a semiconductor device, a contact plug is formed at height lower than the contact hole, which is formed on an interlayer insulation layer, and then a metal wiring is formed over the contact plug and interlayer insulation layer to completely fill inside of the contact hole, decreasing process difficulty, ensuring reproducibility, and improving electrical property.Type: ApplicationFiled: December 6, 2007Publication date: March 12, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Eun Soo Kim, Cheol Mo Jeong, Seung Hee Hong
-
Publication number: 20090057906Abstract: A method for producing a silicide contact. The method comprises the steps of depositing a metal on a SiC substrate; forming an encapsulating layer on deposited metal; and annealing said deposited metal to form a suicide contact. The encapsulating layer prevents agglomeration and formation of stringers during the annealing process.Type: ApplicationFiled: August 29, 2007Publication date: March 5, 2009Inventors: Steven Mark Buchoff, Andrew Christian Loyd, Robert S. Howell
-
Patent number: 7498640Abstract: A method (and structure formed thereby) of forming a metal silicide contact on a non-planar silicon containing region having controlled consumption of the silicon containing region, includes forming a blanket metal layer over the silicon containing region, forming a silicon layer over the metal layer, etching anisotropically and selectively with respect to the metal the silicon layer, reacting the metal with silicon at a first temperature to form a metal silicon alloy, etching unreacted portions of the metal layer, annealing at a second temperature to form an alloy of metal-Si2, and selectively etching the unreacted silicon layer.Type: GrantFiled: May 15, 2003Date of Patent: March 3, 2009Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Kevin K. Chan, Guy Moshe Cohen, Kathryn Wilder Guarini, Christian Lavoie, Paul Michael Solomon, Ying Zhang
-
Patent number: 7495292Abstract: Integrated circuit devices, for example, dynamic random access memory (DRAM) devices, are provided including an integrated circuit substrate having a cell array region and a peripheral circuit region. A buried contact plug is provided on the integrated circuit substrate in the cell array region and a resistor is provided on the integrated circuit substrate in the peripheral circuit region. A first pad contact plug is provided on the buried contact plug in the cell array region and a second pad contact plug is provided on the resistor in the peripheral circuit region. An ohmic layer is provided between the first pad contact plug and the buried contact plug and between the second pad contact plug and the resistor. Related methods of fabricating integrated circuit devices are also provided.Type: GrantFiled: March 2, 2007Date of Patent: February 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Hoon Oh, Jung-Hee Chung, Jae-Hyoung Choi, Jeong-Sik Choi, Sung-Tae Kim, Cha-Young Yoo
-
Publication number: 20090032954Abstract: A semiconductor device includes a first insulation film having a plurality of openings which exposes predetermined regions of a semiconductor substrate, a plurality of first conductive patterns partially filling the openings and a plurality of second conductive patterns disposed on the first conductive patterns within the openings and separated from inner walls of the openings.Type: ApplicationFiled: June 27, 2008Publication date: February 5, 2009Inventor: SANG-HO KIM
-
Publication number: 20090008781Abstract: A semiconductor device structure includes a substrate, a first conductive layer over the substrate, a second conductive layer between the first conductive layer and the substrate and extending over the sidewalls of the first conductive layer, a dielectric layer between the second conductive layer and the substrate, a cap layer over the first conductive layer and the second conductive layer, and a liner layer on the sidewalls of the second conductive layer.Type: ApplicationFiled: September 15, 2008Publication date: January 8, 2009Applicant: ProMOS Technologies Inc.Inventors: Bai-rou Ni, Fang-Yu Yeh, Yueh-Chuan Lee
-
Publication number: 20090008758Abstract: A semiconductor package assembly may include a lead frame having a die bonding pad and plurality of leads coupled to the first die bonding pad. A vertical semiconductor device may be bonded to the die bonding pad. The device may have a conductive pad electrically connected to one lead through a first bond wire. An electrically isolated conductive trace may be formed from a layer of conductive material of the first semiconductor device. The conductive trace provides an electrically conductive path between the first bond wire and a second bond wire. The conductive path may either pass underneath a third bond wire thereby avoiding the third bond wire crossing another bond wire, or the conductive path may result in a reduced length for the first and second bond wires that is less than a predetermined maximum length.Type: ApplicationFiled: September 11, 2008Publication date: January 8, 2009Applicant: ALPHA & OMEGA SEMICONDUCTOR INCORPORATEDInventors: Jun Lu, Anup Bhalla, Xiaobin Wang, Allen Chang, Man Sheng Hu, Xiaotian Zhang
-
Patent number: 7465664Abstract: A method for fabricating a semiconductor device to lower source/drain sheet resistance is provided. A dielectric layer with a plurality of contact windows is formed on a semiconductor device. Next, selective epitaxial growth (SEG) is implemented, and then a metal layer is sputtered. After that, a silicide is formed by heat treatment. In another embodiment, selective epitaxial growth is implemented first, and then a dielectric layer with a plurality of contact windows is formed. Then, a metal layer is sputtered, and a silicide is then formed by heat treatment. Since the silicide is formed by way of SEG, the silicon substrate will not be consumed during the process of forming the silicide, and the depth of the junction region is maintained, and the source/drain sheet resistance is lowered.Type: GrantFiled: April 24, 2006Date of Patent: December 16, 2008Assignee: Industrial Technology Research InstituteInventors: Ching-Yuan Ho, Chen-Hsin Lien
-
Publication number: 20080303156Abstract: An example disclosed semiconductor device includes a semiconductor substrate, a lower interlayer insulating layer formed on the substrate, a lower wire formed on the lower interlayer insulating layer, and an upper interlayer insulating layer which is formed on the lower interlayer insulating layer and has a via hole to expose the lower wire. The lower wire includes a metal layer pattern and a conductive layer pattern, and the metal layer pattern has a protruding portion and the conductive layer pattern is formed on the upper part of the protruding portion of the metal layer pattern and has a hole to expose the protruding portion.Type: ApplicationFiled: August 21, 2008Publication date: December 11, 2008Inventor: Sang-Kwon KIM