At Least One Layer Containing Silver Or Copper Patents (Class 257/762)
-
Patent number: 10879144Abstract: A semiconductor package includes a semiconductor die including an active side, a redistribution layer over the active side of the semiconductor die, the redistribution layer including metal traces electrically connecting die pads on the active side of the semiconductor die to electrical contacts on an external surface of the semiconductor package, and a layered mold covering the semiconductor die opposite the redistribution layer. The layered mold includes a first resin layer adjacent to the redistribution layer, a fiber layer adjacent to the first resin layer and opposite the redistribution layer, and a second resin layer adjacent to the fiber layer and opposite the redistribution layer. A coefficient of thermal expansion (CTE) of the first resin layer is substantially different than a CTE of the second resin layer.Type: GrantFiled: August 14, 2019Date of Patent: December 29, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Kengo Aoya, Masamitsu Matsuura, Takeshi Onogami, Hideaki Matsunaga
-
Patent number: 10868040Abstract: An integrated circuit device includes a first insulating film, a second insulating film provided on the first insulating film, and having a composition different from a composition of the first insulating film, a first interconnect extending in a first direction crossing a vertical direction, and having a lower portion disposed in the first insulating film, and an upper portion disposed in the second insulating film, and a second interconnect extending in the first direction, and having a lower portion disposed in the first insulating film, and an upper portion disposed in the second insulating film. An air gap is formed in the first insulating film and in the second insulating film and also between the first interconnect and the second interconnect. A lower end of the air gap is located lower than a lower surface of the first interconnect and a lower surface of the second interconnect.Type: GrantFiled: November 5, 2019Date of Patent: December 15, 2020Assignee: Toshiba Memory CorporationInventor: Masayoshi Tagami
-
Patent number: 10847621Abstract: Supposing x is defined as a position of an end of a depletion layer extending when a rated voltage V [V] is applied to a rear surface electrode, W1 is defined as a distance between the position x and an outer peripheral edge of a surface electrode in an outer peripheral direction, W2 is defined as a distance between the position x and an outer peripheral edge of a field insulating film in the outer peripheral direction, t [?m] is defined as a film thickness t [?m] of the field insulating film, a layout of a terminal part is defined so that an electrical field in the field insulating film at the position x expressed as W2V/t(W1+W2) is 3 MV/cm or smaller.Type: GrantFiled: April 4, 2019Date of Patent: November 24, 2020Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Kohei Ebihara, Hiroshi Watanabe
-
Patent number: 10790334Abstract: An ultra-high-density vertical cross-point array comprises a plurality of horizontal line layers having horizontal lines interleaved with a plurality of vertical lines arranged in rows and columns. The vertical lines are interleaved with the horizontal lines such that a row of vertical lines is positioned between each consecutive pair of horizontal lines in each horizontal line layer. Each vertical line comprises a center conductor surrounded by a single or multi-layered memory film. Accordingly, when interleaved with the horizontal lines, two-terminal memory cells are integrally formed between the center conductor of each vertical line and each crossing horizontal line. By configuring the vertical and horizontal lines so that a row of vertical lines is positioned between each consecutive pair of horizontal lines, a unit memory cell footprint of just 2F2 may be realized.Type: GrantFiled: June 26, 2017Date of Patent: September 29, 2020Assignee: Unity Semiconductor CorporationInventor: Bruce Lynn Bateman
-
Patent number: 10763211Abstract: A semiconductor device includes a first interlayer dielectric (ILD) layer disposed over a substrate, and a first metal wiring pattern formed in the first interlayer dielectric layer and extending in a first direction parallel with the substrate. In a cross section along a second direction which crosses the first direction and is in parallel with the substrate, a top of the first metal wiring pattern is covered by a first two-dimensional material layer.Type: GrantFiled: July 30, 2018Date of Patent: September 1, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Han Lee, Shau-Lin Shue
-
Patent number: 10734338Abstract: The present disclosure relates to a multi-ring bonding pad, a semiconductor structure having the multi-ring bonding pad, and a method of manufacturing the semiconductor structure. The bonding pad includes an inner ring member, an outer ring member, and multiple bridge members. The inner ring member has a pair of first inner edges opposite to each other, a pair of second inner edges opposite to each other, and multiple third inner edges for connecting the first inner edges to the second inner edges. The outer ring member surrounds the inner ring member and has a pair of first outer edges opposite to each other, a pair of second outer edges opposite to each other, and multiple third outer edges for connecting the first outer edges to the second outer edges. The bridge members are disposed between the inner ring member and the outer ring member for connecting the inner ring member to the outer ring member.Type: GrantFiled: February 6, 2019Date of Patent: August 4, 2020Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Pei-Jhen Wu, Chiang-Lin Shih, Hsih-Yang Chiu
-
Patent number: 10707168Abstract: An embedded multi-die interconnect bridge apparatus and method includes photolithographically formed interconnects coupled to laser-drilled interconnects. Several structures in the embedded multi-die interconnect bridge apparatus exhibit characteristic planarization during fabrication and assembly.Type: GrantFiled: November 6, 2018Date of Patent: July 7, 2020Assignee: Intel CorporationInventors: Amruthavalli Pallavi Alur, Sri Ranga Sai Boyapati, Robert Alan May, Islam A. Salama, Robert L. Sankman
-
Patent number: 10700029Abstract: A semiconductor package device includes a first conductive structure, a second conductive structure and a dielectric layer. The first conductive structure has a tapered portion. The second conductive structure surrounds the tapered portion of the first conductive structure and is in direct contact with a side wall of the tapered portion of the first conductive structure. The dielectric layer surrounds the tapered portion of the first conductive structure and is in direct contact with the side wall of the tapered portion of the first conductive structure.Type: GrantFiled: October 25, 2018Date of Patent: June 30, 2020Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Wen-Long Lu
-
Patent number: 10679936Abstract: Disclosed is a method of manufacturing a three dimensional (3D) metal-insulator-metal (MIM) capacitor in the back end of line, which can provide large and tunable capacitance values and meanwhile, does not interfere with the existing BEOL fabrication process.Type: GrantFiled: September 27, 2018Date of Patent: June 9, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chun huan Wei, Pin Yu Hsu, Szu-Yuan Chen, Po-June Chen, Kuan-Yu Chen
-
Patent number: 10643967Abstract: An electrode is disposed on a semiconductor layer. A polyimide layer has an opening disposed on the electrode, covers the edge of the electrode, and extends onto the electrode. A copper layer is disposed on the electrode within the opening, and located away from the polyimide layer on the electrode. A copper wire has one end joined on the copper layer.Type: GrantFiled: April 25, 2017Date of Patent: May 5, 2020Assignee: Mitsubishi Electric CorporationInventors: Hiroaki Okabe, Yosuke Nakanishi
-
Patent number: 10643942Abstract: A method to produce a substrate suitable for diffusion bonding is described. A flexible dielectric substrate is provided. An alkaline modification is applied to the dielectric substrate to form a polyamic acid (PAA) anchoring layer on a surface of the dielectric substrate. A Ni—P seed layer is electrolessly plated on the PAA layer. Copper traces are plated within a photoresist pattern on the Ni—P seed layer. A surface finishing layer is electrolytically plated on the copper traces. The photoresist pattern and Ni—P seed layer not covered by the copper traces are removed to complete the substrate suitable for diffusion bonding.Type: GrantFiled: September 19, 2019Date of Patent: May 5, 2020Assignee: Compass Technology Company LimitedInventors: Kelvin Po Leung Pun, Chee Wah Cheung
-
Patent number: 10622314Abstract: A chip package structure includes a substrate, a die, a plurality of warpage retainers, and an encapsulant. The substrate has a surface, on which the die is provided. The warpage retainers are provided at at least one corner of the substrate. The encapsulant covers the surface of the substrate, the die and the warpage retainers.Type: GrantFiled: July 20, 2018Date of Patent: April 14, 2020Assignee: MEDIATEK INC.Inventor: You-Wei Lin
-
Patent number: 10615137Abstract: A method of manufacturing a bond pad structure may include depositing an aluminum-copper (Al—Cu) layer over a dielectric layer; and depositing an aluminum-chromium (Al—Cr) layer directly over the Al—Cu layer.Type: GrantFiled: January 4, 2019Date of Patent: April 7, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Jeffrey P. Gambino, Charles F. Musante, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 10553475Abstract: An integrated circuit packaging is described, including a plurality of electrical circuits developed using a first patterned conductive layer on a base, wherein an electrical circuit is formed by using a masking material, and an interconnection is developed between the electrical circuits, where the interconnection is disposed on at least one side of the first patterned conductive layer and masking material, in which the interconnection is enclosed with a second masking material to form the integrated circuit packaging.Type: GrantFiled: March 31, 2017Date of Patent: February 4, 2020Assignee: QDOS Flexcircuits Sdn BhdInventors: Zalina Binti Abdullah, Roslan Bin Ahmad, Poh Cheng Ang, Poh Choon Whong, Hai San Tew, Shin Hung Hwang, Chee Can Lee, Tiyagarajan S/O Arumugham
-
Patent number: 10538846Abstract: The present disclosure relates to an etching solution composition for a tungsten layer including N-methylmorpholine N-oxide and water, which is effective in selectively etching only a tungsten-based metal without etching a titanium nitride-based metal or a titanium aluminum carbide layer.Type: GrantFiled: September 8, 2016Date of Patent: January 21, 2020Assignee: Dongwoo Fine-Chem Co., Ltd.Inventors: Seong-Min Kim, Yong-Jun Cho, Kyong-Ho Lee
-
Patent number: 10529602Abstract: Methods and apparatuses for substrate fabrication are provided herein.Type: GrantFiled: November 13, 2018Date of Patent: January 7, 2020Assignee: APPLIED MATERIALS, INC.Inventors: Priyadarshi Panda, Gill Lee, Srinivas Gandikota, Sung-Kwan Kang, Sanjay Natarajan
-
Patent number: 10510845Abstract: The invention disclosed a method for manufacturing an electrode of a semiconductor device, comprising: forming a first interlayer dielectric layer having a first opening on a first surface of a semiconductor substrate; forming a first resist mask having a second opening on a surface of the first interlayer dielectric layer, wherein the first opening and the second opening are connected to form a first stacked opening; forming a first conductive layer on the first resist mask, wherein the first conductive layer comprises a first portion being located on a surface of the first resist mask and a second portion being located inside the first stacked opening; and removing the first resist mask, wherein the first portion of the first conductive layer is removed together with the first resist mask, and the second portion of the first conductive layer is retained as a first surface electrode.Type: GrantFiled: October 9, 2017Date of Patent: December 17, 2019Assignee: SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTD.Inventors: Dengping Yin, Shijun Wang, Fei Yao
-
Patent number: 10510658Abstract: Semiconductor devices are provided. The semiconductor devices may include a substrate, a first insulating film on the substrate, a lower metal layer in the first insulating film, and a second insulating film on the first insulating film. The lower metal layer may be in the second insulating film, the second insulating film may include a lower surface facing the substrate and an upper surface that is opposite the lower surface, and the upper surface of the second insulating film may be upwardly convex. The semiconductor devices may further include a barrier dielectric film including a recess on the second insulating film, and a via metal layer that is in the recess of the barrier dielectric film and electrically connected with the lower metal layer.Type: GrantFiled: July 19, 2018Date of Patent: December 17, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Eui Bok Lee, Deok Young Jung, Sang Bom Kang, Doo-Hwan Park, Jong Min Baek, Sang Hoon Ahn, Hyeok Sang Oh, Woo Kyung You
-
Patent number: 10504938Abstract: The present application provides an array substrate and a method of manufacturing the same. The array substrate includes a first substrate having a drain electrode protruding from a side of the first substrate; a planarization layer at the side of the first substrate where the drain electrode protrudes, the planarization layer being provided with a stepped hole on the drain electrode, and a diameter of the stepped hole decreasing along a direction from a side of the planarization layer facing away the first substrate towards a side of the planarization layer facing the first substrate; a pixel electrode at the stepped hole and connected with the drain electrode; a passivation layer covering the planarization layer and the pixel electrode; and a common electrode on the passivation layer.Type: GrantFiled: August 21, 2018Date of Patent: December 10, 2019Assignees: BOE TECHNOLOGY GROUP CO., LTD., ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.Inventors: Yuelin Wang, Yanyan Zhao, Jingyi Xu, Lei Li, Yezhou Fang, Tienan Liu, Yanwei Ren, Yishan Fu, Weida Qin
-
Patent number: 10468370Abstract: There is provided a bonding wire for a semiconductor device including a coating layer having Pd as a main component on a surface of a Cu alloy core material and a skin alloy layer containing Au and Pd on a surface of the coating layer, the bonding wire further improving 2nd bondability on a Pd-plated lead frame and achieving excellent ball bondability even in a high-humidity heating condition. The bonding wire for a semiconductor device including the coating layer having Pd as a main component on the surface of the Cu alloy core material and the skin alloy layer containing Au and Pd on the surface of the coating layer has a Cu concentration of 1 to 10 at % at an outermost surface thereof and has the core material containing either or both of Pd and Pt in a total amount of 0.1 to 3.0% by mass, thereby achieving improvement in the 2nd bondability and excellent ball bondability in the high-humidity heating condition.Type: GrantFiled: July 23, 2015Date of Patent: November 5, 2019Assignees: NIPPON MICROMETAL CORPORATION, NIPPON STEEL CHEMICAL & MATERIAL CO., LTD.Inventors: Takashi Yamada, Daizo Oda, Ryo Oishi, Tomohiro Uno
-
Patent number: 10468269Abstract: Interconnect structures and processes generally include creating point defects in exposed surfaces of the dielectric layer to create a point defect region at a relatively shallow depth, wherein the point defect region is a fraction of the dielectric layer and is created with exposure to silicon, carbon, nitrogen, oxygen, or mixtures thereof such that the point defect region contains Si, C, N O, or mixtures containing at least one of the foregoing. A seed layer can be deposited and includes at least one alloying element that is effective to form an in situ self-aligned liner layer with the Si, C, N O, or mixtures containing at least one of the foregoing within the point defect region, which is formed at a depth of less than 10 nanometers. The in situ liner layer within the dielectric layer maximizes the volume fraction of the conductor of the interconnect structure.Type: GrantFiled: July 11, 2017Date of Patent: November 5, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Chih-Chao Yang
-
Patent number: 10460990Abstract: A semiconductor device and method of making the same, wherein in accordance with an embodiment of the present invention, the device includes a first conductive line including a first conductive material, and a second conductive line including a second conductive material. A via connects the first conductive line to the second conductive line, wherein the via includes conductive via material, wherein the via material top surface is coated with a liner material, wherein the via is a bottomless via.Type: GrantFiled: November 1, 2017Date of Patent: October 29, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence A. Clevenger, Baozhen Li, Kirk D. Peterson, Terry A. Spooner, Junli Wang
-
Patent number: 10429343Abstract: Various technologies pertaining to a transistor having a variable-conductance channel with a non-volatile tunable conductance are described herein. The transistor comprises source and drain electrodes separated by a conducting channel layer. The conducting channel layer is separated from an electrochemical gate (ECG) layer by an electrolyte layer that prevents migration of electrons between the channel and the ECG but allows ion migration. When a voltage is applied between the channel and the ECG, electrons flow from one to the other, which causes a migration of ions from the channel to the ECG or vice versa. As ions move into or out of the channel layer, the conductance of the channel changes. When the voltage is removed, the channel maintains its conductance state.Type: GrantFiled: February 9, 2017Date of Patent: October 1, 2019Assignee: National Technology & Engineering Solutions of Sandia, LLCInventors: Albert Alec Talin, Farid El Gabaly Marquez, Elliot James Fuller, Sapan Agarwal
-
Patent number: 10411068Abstract: Disclosed herein are electrical contacts for magnetoresistive random access memory (MRAM) devices and related memory structures, devices, and methods. For example, and electrical contact for an MRAM device may include: a tantalum region; a barrier region formed of a first material; and a passivation region formed of a second material and disposed between the tantalum region and the barrier region, wherein the second material includes tantalum nitride and is different from the first material.Type: GrantFiled: November 23, 2015Date of Patent: September 10, 2019Assignee: Intel CorporationInventors: Christopher J. Wiegand, Oleg Golonzka, Kaan Oguz, Kevin P. O'Brien, Tofizur Rahman, Brian S. Doyle, Tahir Ghani, Mark L. Doczy
-
Patent number: 10396217Abstract: A semiconductor device including field-effect transistors (finFETs) and fin capacitors are formed on a silicon substrate. The fin capacitors include silicon fins, one or more electrical conductors between the silicon fins, and insulating material between the silicon fins and the one or more electrical conductors. The fin capacitors may also include insulating material between the one or more electrical conductors and underlying semiconductor material.Type: GrantFiled: December 22, 2016Date of Patent: August 27, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chung-Hui Chen
-
Patent number: 10388618Abstract: A semiconductor device (10) includes: a substrate (1); a wiring (6) formed above the substrate (1); a titanium nitride film (7) formed on the wiring (6); an oxide film (3) formed on the titanium nitride film (7); a silicon nitride film (4) formed on the oxide film (3); and a pad portion (8) exposing the wiring (6), and formed at a place where a first opening portion (91) formed in the silicon nitride film (4) and a second opening portion (92) formed in the titanium nitride film (7) overlap with each other in plan view, and being inside a third opening portion (93) formed in the oxide film (3) in plan view, wherein the silicon nitride film (4) is formed on top of and in contact with the titanium nitride film (7) inside the third opening portion (93) in plan view.Type: GrantFiled: February 11, 2019Date of Patent: August 20, 2019Assignee: ABLIC Inc.Inventors: Takeshi Morita, Shinjiro Kato, Masaru Akino, Yukihiro Imura
-
Patent number: 10388642Abstract: A chip includes a semiconductor substrate, integrated circuits with at least portions in the semiconductor substrate, and a surface dielectric layer over the integrated circuits. A plurality of metal pads is distributed substantially uniformly throughout substantially an entirety of a surface of the chip. The plurality of metal pads has top surfaces level with a top surface of the surface dielectric layer. The plurality of metal pads includes active metal pads and dummy metal pads. The active metal pads are electrically coupled to the integrated circuits. The dummy metal pads are electrically decoupled from the integrated circuits.Type: GrantFiled: March 28, 2016Date of Patent: August 20, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Dun-Nian Yaung, Szu-Ying Chen
-
Patent number: 10354995Abstract: A semiconductor device including: a first layer including a first memory cell, the first memory cell including a first transistor; a second layer including a second memory cell, the second memory cell including a second transistor; a periphery layer including a memory peripherals transistor, the periphery layer is disposed underneath the first layer; a memory including at least the first memory cell and the second memory cell, where the second memory cell overlays the first memory cell, where the first memory cell and the second memory cell have both been processed following a lithography step and accordingly are precisely aligned, and where a peripherals circuit includes the memory peripherals transistor and controls the memory; a first external connections underlying the periphery layer, the first external connections includes connections from the device to a first external device; and a second external connections overlying the second layer, the second external connections includes connections from the devType: GrantFiled: March 16, 2018Date of Patent: July 16, 2019Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist, Israel Beinglass, Zeev Wurman
-
Patent number: 10347527Abstract: A semiconductor device includes a substrate, a first metal interconnection provided on a first region of the substrate, and a second metal interconnection provided on a second region of the substrate. A width of the second metal interconnection is greater than a width of the first metal interconnection. The first metal interconnection includes a metal pattern. The second metal interconnection includes a lower metal pattern having a concave surface at its top, an upper metal pattern disposed on the concave surface at the top of the lower metal pattern, and a first barrier pattern interposed between the lower metal pattern and the upper metal pattern. The metal interconnections are formed by a damascene process including deposition, reflow, metal implantation, and planarization processes.Type: GrantFiled: May 9, 2018Date of Patent: July 9, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Sangho Rha, Kyoung Hee Nam, Jeonggil Lee, Hyunseok Lim, Seungjong Park, Seulgi Bae, Jaejin Lee, Kwangtae Hwang
-
Patent number: 10340246Abstract: A method of interconnecting components of a semiconductor device using wire bonding is presented. The method includes creating a free air ball at a first end of an aluminum wire that has a coating surrounding the aluminum wire, wherein the coating comprises palladium, and wherein the free air ball is substantially free of the coating. The method further includes the step of bonding the free air ball to a bond pad on a semiconductor chip, the bond pad having an aluminum surface layer, wherein the resultant ball bond and the bond pad form a substantially homogenous, aluminum-to-aluminum bond. The method may further include bonding a second, opposing end of the coated-aluminum wire to a bond site separate from the semiconductor chip, the bond site having a palladium surface layer, wherein the second end of the coated-aluminum wire and the bond site form a substantially homogenous, palladium-to-palladium bond.Type: GrantFiled: May 16, 2018Date of Patent: July 2, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Han Zhong, Yong Qiang Tang, Chen Xiong, Zi Qi Wang, Xi Lin Li
-
Patent number: 10325876Abstract: The present disclosure provides embodiments of package devices and methods for making package devices for a semiconductor die. One embodiment includes a die mounting structure having a finished bond pad that includes a copper bond pad and a cobalt-containing layer over a top surface of the copper bond pad, and a wire bond structure that is bonded to a top surface of the cobalt-containing layer of the finished bond pad, where cobalt-containing material of the cobalt-containing layer is located between a bottom surface of the wire bond structure and the top surface of the copper bond pad such that the cobalt-containing material is present under a center portion of the wire bond structure.Type: GrantFiled: June 25, 2014Date of Patent: June 18, 2019Assignee: NXP USA, Inc.Inventors: Varughese Mathew, Burton J. Carpenter, Leo M. Higgins, III, Chu-Chung Lee, Tu-Anh N. Tran
-
Patent number: 10297531Abstract: A method of producing a semiconductor device includes forming, on a semiconductor substrate comprising a first surface on which an insulating layer covering a wiring structure and a first through via passing through the insulating layer are formed and a second surface opposed to, and facing away from, the first surface, a patterned first insulating film comprising at least one opening therethrough on the second surface, forming a through via hole inwardly of the second surface within which the wiring structure is exposed, by anisotropic dry etching into the second surface side of the semiconductor substrate through the at least one opening in the first insulating film, using a gas mixture containing SF6, O2, SiF4, and at least one of CF4, Cl2, BCl3, CF3I, and HBr, and forming a second through via in the through via hole.Type: GrantFiled: September 4, 2017Date of Patent: May 21, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yuki Noda, Ippei Kume, Kazuhiko Nakamura, Koichi Sato
-
Patent number: 10283480Abstract: The present disclosure relates to a substrate structure with selective surface finishes used in flip chip assembly, and a process for making the same. The disclosed substrate structure includes a substrate body, a metal structure with a first finish area and a second finish area, a first surface finish, and a second surface finish. The metal structure is formed on a top surface of the substrate body, the first surface finish is formed over the first finish area of the metal structure, and the second surface finish is formed over the second finish area of the metal structure. The first surface finish is different from the second surface finish.Type: GrantFiled: August 1, 2016Date of Patent: May 7, 2019Assignee: Qorvo US, Inc.Inventors: Thomas Scott Morris, Robert Hartmann
-
Patent number: 10269706Abstract: A semiconductor device includes a first interlayer dielectric (ILD) layer disposed over a substrate, and a first metal wiring pattern formed in the first interlayer dielectric layer and extending in a first direction parallel with the substrate. In a cross section along a second direction which crosses the first direction and is in parallel with the substrate, a top of the first metal wiring pattern is covered by a first two-dimensional material layer.Type: GrantFiled: July 26, 2016Date of Patent: April 23, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Han Lee, Shau-Lin Shue
-
Patent number: 10242717Abstract: Electronic devices and methods including a printed circuit board configured to accept CPUs and memory modules are described. One apparatus includes a printed circuit board that includes a first row of elements including a first CPU positioned between first and second groups of dual in-line memory modules (DIMMs). The printed circuit board also includes a second row of elements including a second CPU positioned between third and fourth groups of DIMMs. The apparatus also includes a third row of elements including a fifth group of DIMMs, wherein the second row of elements is positioned between the first row of elements and the third row of elements. Other embodiments are described and claimed.Type: GrantFiled: November 9, 2017Date of Patent: March 26, 2019Assignee: Intel CorporationInventors: Bruce Querbach, Pete D. Vogt
-
Patent number: 10217715Abstract: The semiconductor device comprises a semiconductor substrate (1) with a main surface (10) and a further main surface (11) opposite the main surface, a TSV (3) penetrating the substrate from the main surface to the further main surface, a metallization (13) of the TSV, an under-bump metallization (5) and a bump contact (6) at least partially covering the TSV at the further main surface. The TSV (3) comprises a cavity (15), which may be filled with a gas or liquid. An opening (15?) of the cavity is provided to expose the cavity to the environment.Type: GrantFiled: February 9, 2015Date of Patent: February 26, 2019Assignee: ams AGInventors: Martin Schrems, Bernhard Stering, Harald Etschmaier
-
Patent number: 10211070Abstract: A semiconductor device including a substrate, an insulating, layer on the substrate and including a trench, at least one via structure penetrating the substrate and protruding above a bottom surface of the trench, and a conductive structure surrounding the at least one via structure in the trench may be provided.Type: GrantFiled: November 16, 2017Date of Patent: February 19, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Chanho Lee, Hyunsoo Chung, Hansung Ryu, InYoung Lee
-
Patent number: 10204877Abstract: A method of manufacturing a bond pad structure may include depositing an aluminum-copper (Al—Cu) layer over a dielectric layer; and depositing an aluminum-chromium (Al—Cr) layer directly over the Al—Cu layer.Type: GrantFiled: February 20, 2018Date of Patent: February 12, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Jeffrey P. Gambino, Charles F. Musante, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 10163798Abstract: An embedded multi-die interconnect bridge apparatus and method includes photolithographically formed interconnects coupled to laser-drilled interconnects. Several structures in the embedded multi-die interconnect bridge apparatus exhibit characteristic planarization during fabrication and assembly.Type: GrantFiled: December 22, 2017Date of Patent: December 25, 2018Assignee: Intel CorporationInventors: Amruthavalli Pallavi Alur, Sri Ranga Sai Boyapati, Robert Alan May, Islam A. Salama, Robert L. Sankman
-
Patent number: 10163649Abstract: A semiconductor structure includes a substrate, at least one first gate structure, at least one first spacer, at least one source drain structure, at least one conductive plug, and at least one protection layer. The first gate structure is present on the substrate. The first spacer is present on at least one sidewall of the first gate structure. The source drain structure is present adjacent to the first spacer. The conductive plug is electrically connected to the source drain structure. The protection layer is present between the conductive plug and the spacer.Type: GrantFiled: February 19, 2016Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Che-Cheng Chang, Chih-Han Lin, Horng-Huei Tseng
-
Patent number: 10134795Abstract: A semiconductor device includes a first substrate having an attaching surface on which first electrodes and a first insulating film are exposed, an insulating thin film that covers the attaching surface of the first substrate, and a second substrate which has an attaching surface on which second electrodes and a second insulating film are exposed and is attached to the first substrate in a state in which the attaching surface of the second substrate and the attaching surface of the first substrate are attached together sandwiching the insulating thin film therebetween, and the first electrodes and the second electrodes deform and break a part of the insulating thin film so as to be directly electrically connected to each other.Type: GrantFiled: May 30, 2017Date of Patent: November 20, 2018Assignee: Sony CorporationInventors: Nobutoshi Fujii, Yoshiya Hagimoto, Kenichi Aoyagi, Yoshihisa Kagawa
-
Patent number: 10081539Abstract: Provided herein is a method including forming a micro-electro-mechanical system (“MEMS”) wafer including a first MEMS device and a second MEMS device. A complementary metal-oxide semiconductor (“CMOS”) wafer is formed including a first electrically conductive via and a second electrically conductive via. A layer stack including a first conductive layer, a second conductive layer, and a bond layer is deposited over the first electrically conductive via and the second electrically conductive via. The layer stack is etched to define a first standoff, a second standoff, a third standoff, a first bump stop over the first electrically conductive via, and a second bump stop over the second electrically conductive via. The first bump stop and the second bump stop are etched to remove the bond layer. The first bump stop is further etched to remove the second conductive layer. The MEMS wafer is bonded to the CMOS wafer.Type: GrantFiled: July 10, 2017Date of Patent: September 25, 2018Assignee: InvenSense, Inc.Inventors: Daesung Lee, Jeff Huang, Ki Young Lee
-
Patent number: 10062644Abstract: A radio frequency (RF) switch includes a plurality of silicon-on-insulator (SOI) CMOS transistors. A first metal layer (M1) includes traces that connect the SOI CMOS transistors in series to form the RF switch. The first metal layer has a first metal composition. Additional metal layers, having a second metal composition, are formed over the first metal layer. In one embodiment the first metal composition is copper, and the second metal composition is a primarily aluminum composition. In one embodiment, first metal layer is fabricated using a process node having a first minimum line width, and the additional metal layers are fabricated using a process node having a second minimum line width, greater than the first minimum line width. The first metal layer exhibits a reduced resistance and capacitance, thereby reducing the on-resistance and off-capacitance of the RF switch.Type: GrantFiled: September 2, 2016Date of Patent: August 28, 2018Assignee: Newport Fab, LLCInventors: David J. Howard, Paul D. Hurwitz
-
Patent number: 10043708Abstract: A process for forming a conductive structure includes the formation of a self-aligned silicide cap over a cobalt-based contact. The silicide cap is formed in situ by the deposition of a thin silicon layer over exposed portions of a cobalt contact, followed by heat treatment to react the deposited silicon with the cobalt and form cobalt silicide, which is an effective barrier to cobalt migration and oxidation.Type: GrantFiled: November 9, 2016Date of Patent: August 7, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Viraj Sardesai, Suraj K. Patil, Scott Beasor, Vimal Kumar Kamineni
-
Patent number: 10032750Abstract: DC-DC power converters with GaN switches, magnetic inductors and CMOS power drivers integrated through face-to-face wafer bonding techniques are provided. In one aspect, an integrated DC-DC power converter includes: a Si CMOS chip having at least one Si CMOS transistor formed thereon; a GaN switch chip, bonded to the Si CMOS chip in a face-to-face manner, having at least one GaN transistor formed thereon; and an on-chip magnetic inductor present either on the Si CMOS chip or on the GaN switch chip. A method of forming an integrated DC-DC power converter is also provided.Type: GrantFiled: June 29, 2016Date of Patent: July 24, 2018Assignee: International Business Machines CorporationInventors: Hariklia Deligianni, Devendra K. Sadana, Edmund J. Sprogis, Naigang Wang
-
Patent number: 9966338Abstract: Methods of forming self-aligned cuts and structures formed with self-aligned cuts. A dielectric layer is formed on a metal hardmask layer, and a mandrel is formed on the dielectric layer. A cut is formed that extends through the dielectric layer to the metal hardmask layer. A section of a metal layer is formed on an area of the metal hardmask layer exposed by the cut in the dielectric layer. After the metal layer is formed, a spacer is formed on a vertical sidewall of the mandrel.Type: GrantFiled: April 18, 2017Date of Patent: May 8, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Xunyuan Zhang, Shao Beng Law
-
Patent number: 9953940Abstract: A method of manufacturing a bond pad structure may include depositing an aluminum-copper (Al—Cu) layer over a dielectric layer; and depositing an aluminum-chromium (Al—Cr) layer directly over the Al—Cu layer.Type: GrantFiled: June 26, 2015Date of Patent: April 24, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Jeffrey P. Gambino, Charles F. Musante, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 9947581Abstract: Low capacitance and high reliability interconnect structures and methods of manufacture are disclosed. The method includes forming a copper based interconnect structure in an opening of a dielectric material. The method further includes forming a capping layer on the copper based interconnect structure. The method further includes oxidizing the capping layer and any residual material formed on a surface of the dielectric material. The method further includes forming a barrier layer on the capping layer by outdiffusing a material from the copper based interconnect structure to a surface of the capping layer. The method further includes removing the residual material, while the barrier layer on the surface of the capping layer protects the capping layer.Type: GrantFiled: July 20, 2016Date of Patent: April 17, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel C. Edelstein, Son V. Nguyen, Takeshi Nogami, Deepika Priyadarshini, Hosadurga K. Shobha
-
Patent number: 9947579Abstract: Low capacitance and high reliability interconnect structures and methods of manufacture are disclosed. The method includes forming a copper based interconnect structure in an opening of a dielectric material. The method further includes forming a capping layer on the copper based interconnect structure. The method further includes oxidizing the capping layer and any residual material formed on a surface of the dielectric material. The method further includes forming a barrier layer on the capping layer by outdiffusing a material from the copper based interconnect structure to a surface of the capping layer. The method further includes removing the residual material, while the barrier layer on the surface of the capping layer protects the capping layer.Type: GrantFiled: January 27, 2017Date of Patent: April 17, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel C. Edelstein, Son V. Nguyen, Takeshi Nogami, Deepika Priyadarshini, Hosadurga K. Shobha
-
Patent number: 9947631Abstract: A surface finish may be formed in a microelectronic structure, wherein the surface finish may include an interlayer comprising a refractory metal, phosphorus, and nickel, with the refractory metal having a content of between about 2 and 12% by weight and the phosphorus having a content of between about 2 and 12% by weight with the remainder being nickel. In one embodiment, the refractory metal of the interlayer may consist of one of tungsten, molybdenum, and ruthenium. In another embodiment, the interlayer may comprise the refractory metal being tungsten having a content of between about 5 and 6% by weight and phosphorus having a content of between about 5 and 6% by weight with the remainder being nickel.Type: GrantFiled: October 14, 2015Date of Patent: April 17, 2018Assignee: Intel CorporationInventors: Srinivas V. Pietambaram, Kyu-Oh Lee