Molybdenum, Tungsten, Or Titanium Or Their Silicides Patents (Class 257/770)
-
Publication number: 20130093093Abstract: A semiconductor device includes a substrate having a plurality of contact surfaces, an interlayer dielectric layer formed over the substrate and having a first open portion which exposes a part of the contact surfaces and a second open portion which exposes the other contact surfaces, a storage node contact (SNC) plug filling the first open portion, and a damascene structure filing the second open portion and including a bit line, a spacer formed on both sidewalls of the bit line, a capping layer formed over the bit line and the spacer, and an air gap formed between the bit line and the spacer. The bit line includes a conductive material of which the volume is contracted by a heat treatment to form the air gap.Type: ApplicationFiled: December 28, 2011Publication date: April 18, 2013Inventor: Nam-Yeal LEE
-
Publication number: 20130092948Abstract: The semiconductor device having flip chip structure includes: an insulating substrate; a signal wiring electrode disposed on the insulating substrate; a power wiring electrode disposed on the insulating substrate or disposed so as to pass through the insulating substrate; a semiconductor chip disposed in flip chip configuration on the insulating substrate and comprising a semiconductor substrate, a source pad electrode and a gate pad electrode disposed on a surface of the semiconductor substrate, and a drain pad electrode disposed on a back side surface of the semiconductor substrate; agate connector disposed on the gate pad electrode; and a source connector disposed on the source pad electrode. The gate connector, the gate pad electrode and the signal wiring electrode are bonded, and the source connector, the source pad electrode and the power wiring electrode are bonded, by using solid phase diffusion bonding.Type: ApplicationFiled: October 18, 2011Publication date: April 18, 2013Applicant: ROHM CO., LTD.Inventor: Takukazu OTSUKA
-
Patent number: 8410609Abstract: The present invention relates to a semiconductor device structure and a method for manufacturing the same; the structure comprises: a semiconductor substrate on which a device structure is formed thereon; an interlayer dielectric layer formed on the device structure, wherein a trench is formed in the interlayer dielectric layer, the trench comprises an incorporated via trench and a conductive wiring trench, and the conductive wiring trench is positioned on the via trench; and a conductive layer filled in the trench, wherein the conductive layer is electrically connected with the device structure; wherein the conductive layer comprises a conductive material and a nanotube/wire layer surrounded by the conductive material. Wherein, the conductive layer comprises a conductive material and a nanotube/wire layer surrounded by the conductive material.Type: GrantFiled: February 26, 2011Date of Patent: April 2, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huicai Zhong, Qingqing Liang, Zhijiong Luo, Huilong Zhu
-
Publication number: 20130069238Abstract: A first wiring is disposed over a semiconductor substrate. A first via is disposed over the first wiring. Further, the bottom surface of the first via is in contact with the first wiring. A first insulation layer is disposed over the semiconductor substrate, and is in contact with at least the top surface of the first wiring and the side surface of the first via. At least a part of each side surface of the first wiring and the first via cuts off each metal crystal grain.Type: ApplicationFiled: August 6, 2012Publication date: March 21, 2013Applicant: Renesas Electronics CorporationInventors: Tatsuya USAMI, Hiroshi KITAJIMA
-
Patent number: 8395266Abstract: A semiconductor memory device includes a titanium layer and a titanium nitride layer formed on a substrate, a thin layer formed on the titanium nitride layer, and a metal layer formed on the thin layer, wherein the thin layer increases a grain size of the metal layer.Type: GrantFiled: June 28, 2011Date of Patent: March 12, 2013Assignee: Hynix Semiconductor Inc.Inventors: Kwan-Yong Lim, Min-Gyu Sung, Heung-Jae Cho
-
Publication number: 20130049203Abstract: A semiconductor device with a buried electrode is manufactured by forming a cavity within a semiconductor substrate, forming an active device region in an epitaxial layer disposed on the semiconductor substrate and forming the buried electrode below the active device region in the cavity. The buried electrode is formed from an electrically conductive material different than the material of the semiconductor substrate.Type: ApplicationFiled: August 29, 2011Publication date: February 28, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Carsten Ahrens, Johannes Baumgartl, Francisco Javier Santos Rodriguez, Hans-Joachim Schulze
-
Publication number: 20130049062Abstract: To provide a highly reliable light-emitting device with less occurrence of cracks in a sealant bonding two facing substrates together. In a light-emitting device, a first substrate including a light-emitting unit, and a second substrate are bonded to each other with glass frit. A wiring in the area overlapping with a sealing material formed by melting and solidifying glass frit may be formed of a conductive material having a linear thermal expansion coefficient close to that of a substrate material. More specifically, the difference in the linear thermal expansion coefficient between the conductive material and the substrate material is 5 ppm/K or less at a temperature of 0° C. to 500° C.Type: ApplicationFiled: August 17, 2012Publication date: February 28, 2013Inventors: Kaoru Hatano, Yusuke Nishido, Shunpei Yamazaki
-
Patent number: 8383452Abstract: In one embodiment, a method for manufacturing a semiconductor device is disclosed. The method can include depositing a first amorphous film having a first impurity, depositing a third amorphous lower-layer film on the first amorphous film, forming microcrystals on the third amorphous lower-layer film, depositing a third amorphous upper-layer film on the third amorphous lower-layer film to cover the microcrystals, depositing a second amorphous film having a second impurity on the third amorphous upper-layer film, and radiating microwaves to crystallize the third amorphous lower-layer film and the third amorphous upper-layer film to form a third crystal layer, and crystallize the first amorphous film and the second amorphous film to form a first crystal layer and a second crystal layer.Type: GrantFiled: January 31, 2011Date of Patent: February 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tomonori Aoyama, Kiyotaka Miyano, Yusuke Oshiki
-
Patent number: 8378490Abstract: A method of integrated circuit fabrication is provided, and more particularly fabrication of a semiconductor apparatus with a metallic alloy. An exemplary structure for a semiconductor apparatus comprises a first silicon substrate having a first contact comprising a silicide layer between the substrate and a first metal layer; a second silicon substrate having a second contact comprising a second metal layer; and a metallic alloy between the first metal layer of the first contact and the second metal layer of the second contact.Type: GrantFiled: March 15, 2011Date of Patent: February 19, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chyi-Tsong Ni, I-Shi Wang, Hsin-Kuei Lee, Ching-Hou Su
-
Patent number: 8377803Abstract: A method and apparatus for the deposition of thin films is described. In embodiments, systems and methods for epitaxial thin film formation are provided, including systems and methods for forming binary compound epitaxial thin films. Methods and systems of embodiments of the invention may be used to form direct bandgap semiconducting binary compound epitaxial thin films, such as, for example, GaN, InN and AlN, and the mixed alloys of these compounds, e.g., (In, Ga)N, (Al, Ga)N, (In, Ga, Al)N. Methods and apparatuses include a multistage deposition process and system which enables rapid repetition of sub-monolayer deposition of thin films.Type: GrantFiled: February 16, 2012Date of Patent: February 19, 2013Assignee: Intermolecular, Inc.Inventors: Philip A. Kraus, Thai Cheng Chua, Sandeep Nijhawan
-
Publication number: 20130040422Abstract: Formulations and methods of making solar cell contacts and cells therewith are disclosed. The invention provides a photovoltaic cell comprising a front contact, a back contact, and a rear contact. The back contact comprises, prior to firing, a passivating layer onto which is applied a paste, comprising aluminum, a glass component, wherein the aluminum paste comprises, aluminum, another optional metal, a glass component, and a vehicle. The back contact comprises, prior to firing, a passivating layer onto which is applied an aluminum paste, wherein the aluminum paste comprises aluminum, a glass component, and a vehicle.Type: ApplicationFiled: September 13, 2012Publication date: February 14, 2013Applicant: FERRO CORPORATIONInventors: Nazarali Merchant, Aziz S. Shaikh, Srinivasan Sridharan
-
Publication number: 20130026637Abstract: An integrated circuit fabrication is disclosed, and more particularly a field effect transistor with a low resistance metal gate electrode is disclosed. An exemplary structure for a metal gate electrode of a field effect transistor comprises a lower portion formed of a first metal material, wherein the lower portion has a recess, a bottom portion and sidewall portions, wherein each of the sidewall portions has a first width; and an upper portion formed of a second metal material, wherein the upper portion has a protrusion and a bulk portion, wherein the bulk portion has a second width, wherein the protrusion extends into the recess, wherein a ratio of the second width to the first width is from about 5 to 10.Type: ApplicationFiled: July 25, 2011Publication date: January 31, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Hao HOU, Peng-Soon LIM, Da-Yuan LEE, Xiong-Fei YU, Chun-Yuan CHOU, Fan-Yi HSU, Jian-Hao CHEN, Kuang-Yuan HSU
-
Patent number: 8354751Abstract: An interconnect structure having enhanced electromigration resistance is provided in which a lower portion of a via opening includes a multi-layered liner. The multi-layered liner includes, from a patterned surface of a dielectric material outwards, a diffusion barrier, a multi-material layer and a metal-containing hard mask. The multi-material layer includes a first material layer comprised of residue from an underlying dielectric capping layer, and a second material layer comprised of residue from an underlying metallic capping layer. The present invention also provides a method of fabricating such an interconnect structure which includes the multi-layered liner within a lower portion of a via opening formed within a dielectric material.Type: GrantFiled: June 16, 2008Date of Patent: January 15, 2013Assignee: International Business Machines CorporationInventors: David V. Horak, Shom Ponoth, Chih-Chao Yang
-
Patent number: 8354692Abstract: A vertical semiconductor power switch has a semiconductor body having a first surface and a second surface. At least one anode and one control electrode are positioned on the first surface and at least one cathode is positioned on the second surface. The cathode comprises a multi-layer contact structure which comprises an inner contact layer positioned directly on the second surface of the semiconductor body, and an outermost layer consisting essentially of a Ni-alloy.Type: GrantFiled: March 15, 2006Date of Patent: January 15, 2013Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8350344Abstract: Provided are a semiconductor device and a method of fabricating the same. The semiconductor device may include a charge storage structure and a gate. The charge storage structure is formed on a substrate. The gate is formed on the charge storage structure. The gate includes a lower portion formed of silicon and an upper portion formed of metal silicide. The upper portion of the gate has a width greater than that of the lower portion of the gate.Type: GrantFiled: March 10, 2011Date of Patent: January 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Min Son, Woon-Kyung Lee
-
Publication number: 20120326318Abstract: A method for forming a metal-semiconductor alloy layer uses particular thermal annealing conditions to provide a stress free metal-semiconductor alloy layer through interdiffusion of a buried semiconductor material layer and a metal-semiconductor alloy forming metal layer that contacts the buried semiconductor material layer within an aperture through a capping layer beneath which is buried the semiconductor material layer. A resulting semiconductor structure includes the metal-semiconductor alloy layer that further includes an interconnect portion beneath the capping layer and a contiguous via portion that penetrates at least partially through the capping layer. Such a metal-semiconductor alloy layer may be located interposed between a substrate and a semiconductor device having an active doped region.Type: ApplicationFiled: September 10, 2012Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christian Lavoie, Francois Pagette, Anna W. Topol
-
Publication number: 20120326319Abstract: A semiconductor device and method for forming the same provide a through silicon via (TSV) surrounded by a dielectric liner. The TSV and dielectric liner are surrounded by a well region formed by thermal diffusion. The well region includes a dopant impurity type opposite the dopant impurity type of the substrate. The well region may be a double-diffused well with an inner portion formed of a first material and with a first concentration and an outer portion formed of a second material with a second concentration. The surrounding well region serves as an isolation well, reducing parasitic capacitance.Type: ApplicationFiled: June 24, 2011Publication date: December 27, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Chi-Yeh YU
-
Publication number: 20120326320Abstract: The present invention relates to a semiconductor device and the manufacturing method thereof. First, a hole is formed on a first side of a substrate. Then, an isolation layer is formed on an inner side of the hole and the hole is filled with a semiconductor material. Next, functional structures are formed on the first side of the substrate, the substrate is thinned from its second side opposite to the first side to expose the semiconductor material in the hole, and then the semiconductor material in the hole is removed to form a through hole penetrating through the substrate. The through hole is filled with a conductive material, thereby obtaining a final through substrate via (TSV) for facilitating electrical connection between different chips. By using a semiconductor material as TSV dummy material before filling the TSV with metal, the method can be better compatible with the standard process flow.Type: ApplicationFiled: November 30, 2011Publication date: December 27, 2012Applicant: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventor: Zhongshan Hong
-
Publication number: 20120326321Abstract: Techniques for modular chip fabrication are provided. In one aspect, a modular chip structure is provided. The modular chip structure comprises a substrate; a carrier platform attached to the substrate, the carrier platform comprising a plurality of conductive vias extending through the carrier platform; and a wiring layer on the carrier platform in contact with one or more of the conductive vias, wherein the wiring layer comprises one or more wiring levels and is configured to divide the carrier platform into a plurality of voltage islands; and chips, chip macros or at least one chip in combination with at least one chip macro assembled on the carrier platform.Type: ApplicationFiled: August 31, 2012Publication date: December 27, 2012Applicant: International Business Machines CorporationInventors: Alain Caron, John Ulrich Knickerbocker
-
Patent number: 8334574Abstract: Semiconductor fabricating technology is provided, and particularly, a method of fabricating a semiconductor device improving a contact characteristic between a silicon layer including carbon and a metal layer during a process of fabricating a semiconductor device is provided. A semiconductor device including the silicon layer including carbon and the metal layer formed on the silicon layer is provided. A metal silicide layer is interposed between the silicon layer including carbon and the metal layer.Type: GrantFiled: June 10, 2010Date of Patent: December 18, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Joo-Sung Park, Se-Keun Park
-
Patent number: 8334594Abstract: The present invention relates to a chip having a metal pillar structure. The chip includes a chip body, at least one chip pad, a first passivation layer, an under ball metal layer and at least one metal pillar structure. The chip body has an active surface. The chip pad is disposed on the active surface. The first passivation layer is disposed on the active surface, and has at least one first opening so as to expose part of the chip pad. The under ball metal layer is disposed on the chip pad. The metal pillar structure is disposed on the under ball metal layer, and includes a metal pillar and a solder. The metal pillar is disposed on the under ball metal layer. The solder is disposed on the metal pillar, and the maximum diameter formed by the solder is shorter than or equal to the diameter of the metal pillar. Therefore, when the pitch between two adjacent metal pillar structures of the chip is a fine pitch, the defect of solder bridge can be avoided, so that the yield rate is improved.Type: GrantFiled: August 13, 2010Date of Patent: December 18, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Jian-Wen Lo, Chien-Fan Chen
-
Publication number: 20120313249Abstract: A method of separating semiconductor device structures comprises steps of providing a substrate having a first surface and a second surface opposite to the first surface; forming a plurality of semiconductor epitaxial stacks on the first surface; forming a patterned resist layer covering the semiconductor epitaxial stacks and exposing part of the first surface, or covering the second surface corresponding to the semiconductor epitaxial stacks; performing a physical etching process to directly server the substrate apart from an area of the first surface or the second surface not covered by the patterned resist layer; and separating the semiconductor epitaxial stacks to form a plurality of semiconductor device structures.Type: ApplicationFiled: June 7, 2012Publication date: December 13, 2012Inventors: Shih-I CHEN, Ching-Pei Lin, Tzu-Chieh Hsu, Chia-Liang Hsu
-
Patent number: 8330234Abstract: In a semiconductor device, a gate electrode having a uniform composition prevents deviation in a work function. Controlling a Vth provides excellent operation properties. The semiconductor device includes an NMOS transistor and a PMOS transistor with a common line electrode. The line electrode includes electrode sections (A) and (B) and a diffusion barrier region formed over an isolation region so that (A) and (B) are kept out of contact. The diffusion barrier region meets at least one of: (1) The diffusion coefficient in the above diffusion barrier region of the constituent element of the above electrode section (A) is lower than the interdiffusion coefficient of the constituent element between electrode section (A) materials; and (2) The diffusion coefficient in the above diffusion barrier region of the constituent element of the above electrode section (B) is lower than the interdiffusion coefficient of the constituent element between electrode section (B) materials.Type: GrantFiled: November 21, 2006Date of Patent: December 11, 2012Assignee: NEC CorporationInventor: Takashi Hase
-
Patent number: 8324022Abstract: A method for manufacturing a three-dimensional, electronic system includes: providing a first integrated circuit structure in a first substrate, wherein the first integrated circuit structure has a first contact pad at a first main side of the first substrate; providing a second substrate with a second main side; forming a vertical contact area in the second substrate; after step (c) forming a semiconductor layer on the second main side of the second substrate; forming a semiconductor device of a second integrated circuit structure in the second substrate with the semiconductor layer; removing the substrate material from a side of the second substrate opposite the second main side, so that the vertical contact area at the opposite side is electrically exposed; arranging the first and second substrates on top of each other aligning the vertical contact area with the contact pad, so that an electrical connection between the first and second integrated circuit structures is produced via the vertical contact areaType: GrantFiled: September 17, 2008Date of Patent: December 4, 2012Assignee: Fraunhofer-Gesellschaft zur Foerderung der angewandten Forschung e.V.Inventors: Peter Ramm, Armin Klumpp
-
Patent number: 8324625Abstract: An electronic device including a first electrode that is provided on a substrate and includes an Mo—Nb alloy, an insulating film disposed on the first electrode, and a second electrode disposed on the first electrode with at least the insulating film interposed between the first electrode and the second electrode; and a method for producing the electronic device are provided.Type: GrantFiled: June 28, 2010Date of Patent: December 4, 2012Assignee: FUJIFILM CorporationInventors: Yoshihiro Aburaya, Hiroyuki Yaegashi
-
Patent number: 8318590Abstract: A method and apparatus for the deposition of thin films is described. In embodiments, systems and methods for epitaxial thin film formation are provided, including systems and methods for forming binary compound epitaxial thin films. Methods and systems of embodiments of the invention may be used to form direct bandgap semiconducting binary compound epitaxial thin films, such as, for example, GaN, InN and AlN, and the mixed alloys of these compounds, e.g., (In, Ga)N, (Al, Ga)N, (In, Ga, Al)N. Methods and apparatuses include a multistage deposition process and system which enables rapid repetition of sub-monolayer deposition of thin films.Type: GrantFiled: February 17, 2012Date of Patent: November 27, 2012Assignee: Intermolecular, Inc.Inventors: Philip A. Kraus, Thai Cheng Chua, Sandeep Nijhawan
-
Publication number: 20120280398Abstract: Methods for producing air gap-containing metal-insulator interconnect structures for VLSI and ULSI devices using a photo-patternable low k material as well as the air gap-containing interconnect structure that is formed are disclosed. More particularly, the methods described herein provide interconnect structures built in a photo-patternable low k material in which air gaps are defined by photolithography in the photo-patternable low k material. In the methods of the present invention, no etch step is required to form the air gaps. Since no etch step is required in forming the air gaps within the photo-patternable low k material, the methods disclosed in this invention provide highly reliable interconnect structures.Type: ApplicationFiled: July 3, 2012Publication date: November 8, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence A. Clevenger, Maxime Darnon, Qinghuang Lin, Anthony D. Lisi, Satyanarayana V. Nitta
-
Publication number: 20120280397Abstract: A method of manufacturing a semiconductor device includes forming an interlayer dielectric layer, forming trenches by etching the interlayer dielectric layer, forming a copper (Cu) layer to fill the trenches, and implanting at least one of an inert element, a nonmetallic element, and a metallic element onto a surface of the Cu layer.Type: ApplicationFiled: May 3, 2012Publication date: November 8, 2012Inventors: Jung Geun KIM, Whee Won Cho, Eun Soo Kim
-
Publication number: 20120267786Abstract: Microelectronic devices with through-silicon vias and associated methods of manufacturing such devices. One embodiment of a method for forming tungsten through-silicon vias comprising forming an opening having a sidewall such that the opening extends through at least a portion of a substrate on which microelectronic structures have been formed. The method can further include lining the sidewall with a dielectric material, depositing tungsten on the dielectric material such that a cavity extends through at least a portion of the tungsten, and filling the cavity with a polysilicon material.Type: ApplicationFiled: April 22, 2011Publication date: October 25, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Kyle K. Kirby, Kunal R. Parekh, Philip J. Ireland, Sarah A. Niroumand
-
Publication number: 20120248615Abstract: A manufacturing process of a MEMS device divides a substrate for fabricating a MEMS component into two electrically isolated regions, so that the MEMS component and the circuit disposed on its surface could connect electrically with another substrate below respectively through the corresponding conducing regions, whereby the configuration of the electrical conducting paths and the manufacturing process are simplified. A MEMS device manufactured by using the aforementioned process is also disclosed herein.Type: ApplicationFiled: February 21, 2012Publication date: October 4, 2012Applicant: MIRADIA, INC.Inventors: YU-HAO CHIEN, HUA-SHU WU, SHIH-YUNG CHUNG, LI-TIEN TSENG, YU-TE YEH
-
Patent number: 8278218Abstract: An electrical conductor having a multilayer diffusion barrier of use in a resultant semiconductor device is presented. The electrical conductor line includes an insulation layer, a diffusion barrier, and a metal line. The insulation layer is formed on a semiconductor substrate and having a metal line forming region. The diffusion barrier is formed on a surface of the metal line forming region of the insulation layer and has a multi-layered structure made of TaN layer, an MoxOy layer and an Mo layer. The metal line is formed on the diffusion barrier to fill the metal line forming region of the insulation layer.Type: GrantFiled: September 23, 2011Date of Patent: October 2, 2012Assignee: Hynix Semiconductor Inc.Inventors: Joon Seok Oh, Seung Jin Yeom, Baek Mann Kim, Dong Ha Jung, Jeong Tae Kim, Nam Yeal Lee, Jae Hong Kim
-
Publication number: 20120241963Abstract: According to certain embodiments, a silicide layer is formed after the fabrication of a functional gate electrode using a gate-last scheme. An initial semiconductor structure has at least one impurity regions formed on a semiconductor substrate, a sacrifice film formed over the impurity region, an isolation layer formed over the sacrifice film and a dielectric layer formed over the isolation film. A via is patterned into the dielectric layer of the initial semiconductor structure and through the thickness of the isolation layer such that a contact opening is formed in the isolation layer. The sacrifice film underlying the isolation layer is then removed leaving a void space underlying the isolation layer. Then, a metal silicide precursor is placed within the void space, and the metal silicide precursor is converted to a silicide layer through an annealing process.Type: ApplicationFiled: March 24, 2011Publication date: September 27, 2012Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Yoshihiro Uozumi
-
Publication number: 20120228775Abstract: The present invention provides a method of fabricating an airgap-containing interconnect structure in which a patternable low-k material replaces the need for utilizing a separate photoresist and a dielectric material. Specifically, this invention relates to a simplified method of fabricating single-damascene and dual-damascene airgap-containing low-k interconnect structures with at least one patternable low-k dielectric and at least one inorganic antireflective coating.Type: ApplicationFiled: May 17, 2012Publication date: September 13, 2012Applicant: International Business Machines CorporationInventor: Qinghuang Lin
-
Publication number: 20120223431Abstract: A through-silicon via and a method for forming the same are provided. The method includes: providing a semiconductor substrate, the semiconductor substrate including an upper surface and an opposite lower surface; etching the upper surface of the semiconductor substrate to form an opening; filling the opening with a conductive material to form a first nail; etching the lower surface of the semiconductor substrate to form a recess, such that the first nail is exposed at a bottom of the recess; filling the recess with a conductive material that can be etched, and etching the conductive material that can be etched to form a second nail, such that the second nail is vertically connected with the first nail; and filling a gap between the second nail and the semiconductor substrate and a gap between the second nail and an adjacent second nail with a dielectric layer. Then invention can improve the reliability of through-silicon vias and avoid voids.Type: ApplicationFiled: April 11, 2011Publication date: September 6, 2012Applicant: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Chao Zhao, Dapeng Chen, Wen Ou
-
Publication number: 20120217576Abstract: A semiconductor device and a method for forming the same are disclosed. According to the semiconductor device and the method for forming the same, a contact hole spacer is formed only over a contact hole sidewall such that a lower part of a contact plug is formed to have large critical dimension and therefore contact resistance is increased, and an upper spacer is not lost in a process of forming a contact hole sidewall spacer so as to prevent a Self Align Contact (SAC) failure from occurring. The semiconductor device includes a contact hole formed over a semiconductor substrate, a first conductive layer formed at a bottom region of the contact hole and a lower part of sidewalls of the contact hole, a spacer formed over the sidewalls of the contact hole, and a second conductive layer buried in the contact hole including the first conductive layer and the spacer.Type: ApplicationFiled: September 22, 2011Publication date: August 30, 2012Applicant: Hynix Semiconductor Inc.Inventor: Tae Yeon YEO
-
Publication number: 20120211764Abstract: A semiconductor device includes: a support base material, and a semiconductor element bonded to the support base material with a binder, the binder including: a porous metal material that contacts the support base material and the semiconductor element, and a solder that is filled in at least one part of pores of the porous metal material.Type: ApplicationFiled: January 27, 2012Publication date: August 23, 2012Applicant: FUJITSU LIMITED,Inventors: Keishiro OKAMOTO, Tadahiro IMADA, Nobuhiro IMAIZUMI, Keiji WATANABE
-
Patent number: 8243769Abstract: A semiconductor light emitting device downsized by devising arrangement of connection pads is provided. A second light emitting device is layered on a first light emitting device. The second light emitting device has a stripe-shaped semiconductor layer formed on a second substrate on the side facing to a first substrate, a stripe-shaped p-side electrode supplying a current to the semiconductor layer, stripe-shaped opposed electrodes that are respectively arranged oppositely to respective p-side electrodes of the first light emitting device and electrically connected to the p-side electrodes of the first light emitting device, connection pads respectively and electrically connected to the respective opposed electrodes, and a connection pad electrically connected to the p-side electrode. The connection pads are arranged in parallel with the opposed electrodes.Type: GrantFiled: October 29, 2007Date of Patent: August 14, 2012Assignee: Sony CorporationInventors: Yuji Furushima, Abe Hiroaki, Kudou Hisashi, Fujimoto Tsuyoshi, Kentaro Aoshima
-
Publication number: 20120193799Abstract: A circuit substrate is presented. The circuit substrate comprises internal terminal electrode 2; a substrate 1; a wiring layer 21 formed on a portion of the surface of the substrate and having one end thereof connected to the internal terminal electrode; an insulating film contacting as a surface with the wiring layer; and an external terminal electrode 9 connected to the other end of the wiring layer and used for connecting to the exterior. The angle of the cross-section of the wiring layer taken perpendicularly to the surface of the substrate in the edge portion that the wiring layer contains is 55° (55 degree) or less, and the wiring layer that contains multiple mutually independent columnar crystals extending perpendicularly in a direction different from the direction of the surface of the substrate.Type: ApplicationFiled: February 10, 2012Publication date: August 2, 2012Applicant: SKLink Co., Ltd.Inventors: Masao SAKUMA, Kanji OTSUKA
-
Publication number: 20120193797Abstract: A 3D integrated circuit structure comprises a first chip, wherein the first chip comprises: a substrate; a semiconductor device formed on the substrate and a dielectric layer formed on both the substrate and the semiconductor device; a conductive material layer formed within a through hole penetrating through both the substrate and the dielectric layer; a stress releasing layer surrounding the through hole; and a first interconnecting structure connecting the conductive material layer with the semiconductor device. By forming a stress releasing layer to partially release the stress caused by the conductive material in the via, the stress caused by mismatch of CTE between the conductive material and the semiconductor (for example, silicon) surrounding it can be reduced, thereby enhancing the performance of the semiconductor device and the corresponding 3D integrated circuit consisting of the semiconductor devices.Type: ApplicationFiled: February 22, 2011Publication date: August 2, 2012Inventor: Huilong Zhu
-
Publication number: 20120193798Abstract: The present invention relates to a semiconductor device structure and a method for manufacturing the same; the structure comprises: a semiconductor substrate on which a device structure is formed thereon; an interlayer dielectric layer formed on the device structure, wherein a trench is formed in the interlayer dielectric layer, the trench comprises an incorporated via trench and a conductive wiring trench, and the conductive wiring trench is positioned on the via trench; and a conductive layer filled in the trench, wherein the conductive layer is electrically connected with the device structure; wherein the conductive layer comprises a conductive material and a nanotube/wire layer surrounded by the conductive material. Wherein, the conductive layer comprises a conductive material and a nanotube/wire layer surrounded by the conductive material.Type: ApplicationFiled: February 26, 2011Publication date: August 2, 2012Inventors: Huicai Zhong, Qingqing Liang, Zhijiong Luo, Huilong Zhu
-
Patent number: 8227920Abstract: A semiconductor device includes a substrate, a pattern including a conductive layer and a hard mask layer stacked over the substrate, a capping layer surrounding sidewalls of the pattern, and a stress buffer layer disposed between the hard mask layer and the capping layer. The stress buffer layer is configured to inhibit transfer of stress between the hard mask layer and the capping layer during a thermal process so as to inhibit leaning of the capping layer.Type: GrantFiled: September 20, 2011Date of Patent: July 24, 2012Assignee: Hynix Semiconductor Inc.Inventors: Min-Gyu Sung, Heung-Jae Cho, Kwan-Yong Lim
-
Publication number: 20120181698Abstract: The present invention provides a method for forming a three-dimensional wafer stack having a single metallized stack via with a variable cross-sectional shape. The method uses at least first and silicon wafers. Each wafer has one or more integrated circuits formed thereon. One or more through-vias are formed in each silicon wafer followed by oxide formation on at least an upper and lower surface of the silicon wafer. The wafers are aligned such that each wafer through via is aligned with a corresponding through via in adjacent stacked wafers. Wafers are bonded to form a three-dimensional wafer stack having one or more stack vias formed from the alignment of individual wafer vias. Via metallization is performed by depositing a seed layer in each of the stack vias followed by copper electroplating to form a continuous and homogeneous metallization path through the three-dimensional wafer stack.Type: ApplicationFiled: January 18, 2011Publication date: July 19, 2012Applicant: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Bin XIE, Pui Chung Simon LAW, Yat Kit TSUI
-
Publication number: 20120175778Abstract: A fabrication method of a wafer structure includes: providing a substrate having a plurality of die regions and an edge region surrounding the die regions defined thereon; then, forming a dielectric layer, a plurality of MEMS devices, a plurality of metal-interconnect structures and a plurality bonding pads on the substrate in the die regions; next, removing the dielectric layer disposed on the substrate of the edge region to expose the substrate; and thereafter, forming a passivation layer to cover the substrate and the dielectric layer.Type: ApplicationFiled: January 6, 2011Publication date: July 12, 2012Inventors: Hui-Min Wu, Bang-Chiang Lan, Chien-Hsin Huang, Kuan-Yu Wang, Chao-An Su, Tzung-I Su
-
Patent number: 8212360Abstract: A semiconductor device having a redistribution layer, and methods of forming same, are disclosed. After fabrication of semiconductor die on a wafer, a tape assembly is applied onto a surface of the wafer, in contact with the surfaces of each semiconductor die on the wafer. The tape assembly includes a backgrind tape as a base layer, and a film assembly adhered to the backgrind tape. The film assembly in turn includes an adhesive film on which is deposited a thin layer of conductive material. The redistribution layer pattern is traced into the tape assembly, using for example a laser. Thereafter, the unheated portions of the tape assembly may be removed, leaving the heated redistribution layer pattern on each semiconductor die.Type: GrantFiled: May 9, 2011Date of Patent: July 3, 2012Assignee: SanDisk Technologies Inc.Inventors: Chien-Ko Liao, Chin-Tien Chiu, Jack Chang Chien, Cheemen Yu, Hem Takiar
-
Publication number: 20120146227Abstract: Implementations of encapsulated nanowires are disclosed.Type: ApplicationFiled: February 13, 2012Publication date: June 14, 2012Applicant: EMPIRE TECHNOLOGY DEVELOPMENT LLCInventor: Ezekiel Kruglick
-
Publication number: 20120139119Abstract: A method of fabricating a lower bottom electrode for a memory element and a semiconductor structure having the same includes forming a dielectric layer over a semiconductor substrate having a plurality of conductive contacts formed therein to be connected to access circuitry, forming a dielectric cap layer over exposed portions of the dielectric layer and the conductive contacts, depositing a planarizing material over the dielectric cap layer, etching a via to an upper surface of each conductive contact, removing the planarizing material, depositing electrode material over the dielectric cap layer and within the vias, the electrode material contacting an upper surface of each conductive contact, and planarizing the electrode material to form a lower bottom electrode over each conductive contact.Type: ApplicationFiled: February 9, 2012Publication date: June 7, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Matthew J. Breitwisch
-
Publication number: 20120139118Abstract: A semiconductor chip includes a substrate having a first surface and a second surface opposite to the first surface, a chip pad disposed on the first surface of the substrate, and a through-silicon via (TSV) including a plurality of sub vias electrically connected to the chip pad at different positions.Type: ApplicationFiled: September 23, 2011Publication date: June 7, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Seong Cheol KIM
-
Publication number: 20120119760Abstract: Disclosed herein is a structure having: a support, a plurality of nanowires perpendicular to the support, and an electrode in contact with a first end of each nanowire. Each nanowire has a second end in contact with the support. The electrode contains a plurality of perforations. The electrode contains a plurality of perforations. Also disclosed herein is a method of: providing the above support and nanowires; depositing a layer of a filler material that covers a portion of each nanowire and leaves a first end of each nanowire exposed; depositing a plurality of nanoparticles onto the filler material; depositing an electrode material on the nanoparticles, the ends of the nanowires, and any exposed filler material; and removing the nanoparticles and filler material to form an electrode in contact with the first end of each nanowire; wherein the electrode contains a plurality of perforations.Type: ApplicationFiled: November 10, 2011Publication date: May 17, 2012Applicant: The Government of the United States of America, as represented by the Secretary of the NavyInventors: Pehr E. Pehrsson, Chistopher Field, Hyun Jin In
-
Publication number: 20120112350Abstract: Embodiments relate to a method for making a semiconductor structure, the method comprising: forming a seed layer in direct contact with a dielectric material; forming a masking layer over the seed layer; patterning the masking layer to expose the seed layer; forming a fill layer over the exposed seed layer; and causing the seed layer to react with the dielectric layer to form a barrier layer between the fill layer and the dielectric layerType: ApplicationFiled: November 21, 2011Publication date: May 10, 2012Inventors: Jakob Kriz, Norbert Urbansky
-
Publication number: 20120112349Abstract: A semiconductor device is disclosed, which reduces the depth of a metal contact so that an etching margin is increased in forming a contact hole. In addition, the semiconductor device and the method for forming the same increase a contact area between a plate electrode and a metal contact so that a power source can be more easily provided to the plate electrode. Thus, a sensing noise is reduced and a process margin is improved, resulting in improvement of device operation characteristics.Type: ApplicationFiled: November 4, 2011Publication date: May 10, 2012Applicant: Hynix Semiconductor Inc.Inventor: Hyun Jung KIM