Cross-over Arrangement, Component Or Structure Patents (Class 257/776)
-
Patent number: 8872347Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: July 13, 2012Date of Patent: October 28, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8872353Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: February 28, 2013Date of Patent: October 28, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Publication number: 20140312509Abstract: A semiconductor memory device includes a memory cell array layer which includes a first wiring line, a memory cell stacked on the first wiring line, and a second wiring line formed on the memory cell so as to intersect the first wiring line, wherein a step is formed in the first wiring line so that the height of an upper surface of the first wiring line in the memory cell array region where the memory cell array is formed is higher than the height in a peripheral region around the memory cell array region.Type: ApplicationFiled: June 30, 2014Publication date: October 23, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoya Osaki, Naohito Morozumi
-
Patent number: 8866306Abstract: A multiple-patterned semiconductor device and a method of manufacture are provided. The semiconductor device includes one or more layers with signal tracks. The signal tracks have a quality characteristic. The semiconductor device also includes repeater banks to repower signals. The method of manufacture includes defining portions of layers with photomasks having signal track patterns, determining a quality characteristic of the signal track patterns, and selecting a photomask for etching vias.Type: GrantFiled: January 2, 2013Date of Patent: October 21, 2014Assignee: International Business Machines CorporationInventors: David H. Allen, Douglas M. Dewanz, David P. Paulsen, John E. Sheets
-
Publication number: 20140306353Abstract: A 3-D memory is provided. Each word line layer has word lines and gaps alternately arranged along a first direction. Gaps include first group and second group of gaps alternately arranged. A first bit line layer is on word line layers and has first bit lines along a second direction. A first conductive pillar array through word line layers connects the first bit line layer and includes first conductive pillars in first group of gaps. A first memory element is between a first conductive pillar and an adjacent word line. A second bit line layer is below word line layers and has second bit lines along the second direction. A second conductive pillar array through word line layers connects the second bit line layer and includes second conductive pillars in second group of gaps. A second memory element is between a second conductive pillar and an adjacent word line.Type: ApplicationFiled: June 27, 2014Publication date: October 16, 2014Inventor: Wen-Yueh Jang
-
Patent number: 8860204Abstract: There is provided a semiconductor device including: plural bit cells each including the same circuit; plural electrodes supplied with power from outside, wherein each of the respective plural electrodes is mounted above the same circuit within the plural bit cells. Further, there is provided a semiconductor package including: the semiconductor device; a substrate mounted with the semiconductor device; an external input terminal formed on the substrate; an external output terminal formed on the substrate; an input wiring pattern connecting the semiconductor device mounted above the substrate and the external input terminal; an output wiring pattern connecting the semiconductor device mounted above the substrate and the external output terminal; and plural power supply lines, arranged without contact with each other on the same face of the substrate, and connecting the plural electrodes mounted to the semiconductor device to the corresponding electrode from the plural external power input electrodes.Type: GrantFiled: November 18, 2009Date of Patent: October 14, 2014Assignee: OKI Semiconductor Co., Ltd.Inventor: Koji Higuchi
-
Patent number: 8860075Abstract: According to one embodiment, a semiconductor light emitting device includes a semiconductor layer, a p-side electrode, an n-side electrode, a p-side metal pillar, an n-side metal pillar, and an insulator. The semiconductor layer includes a first surface, a second surface opposite to the first surface, and a light emitting layer. The p-side metal pillar includes a p-side external terminal. The n-side metal pillar includes an n-side external terminal. At least one selected from an area and a planar configuration of the p-side external terminal is different from at least one selected from an area and a planar configuration of the n-side external terminal.Type: GrantFiled: August 8, 2013Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Miyuki Izuka, Susumu Obata, Akiya Kimura, Akihiro Kojima, Yosuke Akimoto, Yoshiaki Sugizaki
-
Publication number: 20140300008Abstract: A method and device for interconnecting stacked die surfaces with electrically conductive traces is provided that includes bonding, using a first layer of a photoresist compound, a second die (2) on top of a first die (1), heating the first layer above a pyrolyzation point of the photoresist compound, where the photoresist compound transitions to a stable layer, depositing a second layer of the photoresist compound (PR), using lithography, from a top surface of the first die (1) to a top surface of the second die (2), heating the second photoresist compound layer to a liquid state, where the liquid photoresist compound forms a smooth convex bridge between the first die (1) top surface and the second die (2) top surface, and depositing an electrically conductive layer on the smooth convex bridge, where an electrically conductive trace is formed between the first die (1) top surface and the second die (2) top surface.Type: ApplicationFiled: November 1, 2012Publication date: October 9, 2014Inventors: Pinxiang Duan, Elbertus Smalbrugge, Oded Raz, Harmen Joseph Sebastiaan Dorren
-
Patent number: 8853861Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: February 28, 2013Date of Patent: October 7, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8847403Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: February 28, 2013Date of Patent: September 30, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8847374Abstract: A power semiconductor module includes a power semiconductor element formed with a plurality of control electrodes on one main surface, a first conductor plate bonded by way of a first solder material to one of the main surfaces of the power semiconductor element, and a second conductor plate bonded by way of a second solder material on the other main surface of the power semiconductor element. A first protrusion section protruding from the base section of the applicable first conductor plate and including a first protrusion surface formed over the upper side, is formed over the first conductor plate. A second protrusion section including a second protrusion surface formed facing opposite one of the main surfaces of the power semiconductor element. The first solder material is interposed between the power semiconductor element and the first conductor plate while avoiding the plural control electrodes.Type: GrantFiled: September 5, 2011Date of Patent: September 30, 2014Assignee: Hitachi Automotive Systems, Ltd.Inventors: Eiichi Ide, Shinji Hiramitsu, Hiroshi Hozoji, Nobutake Tsuyuno, Kinya Nakatsu, Takeshi Tokuyama, Akira Matsushita, Yusuke Takagi
-
Patent number: 8841775Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: March 15, 2013Date of Patent: September 23, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8836118Abstract: Electronic device packages and related methods are provided. The electronic device package includes a first substrate having a first contact portion disposed thereon, a bump having a first contact surface connected to the first contact portion and a second contact surface disposed opposite to the first contact surface, and a buffer spring pad portion between the first contact portion of the first substrate and the first contact surface of the bump. The buffer spring pad portion includes at least two different conductive material layers which are stacked.Type: GrantFiled: December 18, 2012Date of Patent: September 16, 2014Assignee: SK Hynix Inc.Inventor: Tae Min Kang
-
Patent number: 8829690Abstract: A system and method for chip package fabrication is disclosed. The chip package includes a base re-distribution layer having an opening formed therein, an adhesive layer having a window formed therein free of adhesive material, and a die affixed to the base re-distribution layer by way of the adhesive layer, the die being aligned with the window such that only a perimeter of the die contacts the adhesive layer. A shield element is positioned between the base re-distribution layer and adhesive layer that is generally aligned with the opening formed in the base re-distribution layer and the window of the adhesive layer such that only a perimeter of the shield element is attached to the adhesive layer. The shield element is separated from the die by an air gap and is configured to be selectively removable from the adhesive layer so as to expose the front surface of the die.Type: GrantFiled: December 23, 2013Date of Patent: September 9, 2014Assignee: General Electric CompanyInventors: Paul Alan McConnelee, Kevin Matthew Durocher, Scott Smith, Laura A. Principe
-
Patent number: 8829681Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: July 13, 2012Date of Patent: September 9, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8823010Abstract: A thin-film transistor (TFT) array substrate includes a first conductive layer of a TFT, a second conductive layer that partially overlaps the first conductive layer, a through hole in a layer between the first and second conductive layers, a node contact hole integrally formed to include a first contact hole in the first conductive layer and a second contact hole in the second conductive layer such that the first contact hole is continuous with the second contact hole and is not separated from the second contact hole by an insulation layer, and a connection node that is in another layer different from the first conductive layer and the second conductive layer. The connection node is connected to the first and second conductive layers through the through hole and the node contact hole.Type: GrantFiled: March 13, 2013Date of Patent: September 2, 2014Assignee: Samsung Display Co., Ltd.Inventors: Hwa-Jeong Kim, Chi-Wook An
-
Patent number: 8823173Abstract: A semiconductor device includes first and second wirings formed in a first wiring layer and extending parallel to an X direction, third and fourth wirings formed in a third wiring layer and extending parallel to a Y direction; fifth and sixth wirings formed in a second wiring layer positioned between the first and second wiring layers, a first contact conductor that connects the first wiring to the third wiring; and a second contact conductor that connects the second wiring to the fourth wiring. The first and second contact conductors are arranged in the X direction. Because the first and second contact conductors that connect wiring layers that are two or more layers apart are arranged in one direction, a prohibited area that is formed in the second wiring layer can be made narrower.Type: GrantFiled: January 11, 2013Date of Patent: September 2, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Koji Yasumori, Hisayuki Nagamine
-
Publication number: 20140239512Abstract: Subject matter disclosed herein may relate to word line electrodes and/or digit line electrodes in a cross-point array memory device. One or more word line electrodes may be configured to form a socket area to provide connection points to drivers and/or other circuitry that may be located within a footprint of an array of memory cells.Type: ApplicationFiled: February 26, 2013Publication date: August 28, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: Fabio Pellizzer, Hernan A. Castro, Everardo Torres Flores
-
Patent number: 8816411Abstract: A semiconductor device featuring a semiconductor chip including a MOSFET and having a first main surface and a second, opposing main surface, a source electrode pad and a gate electrode pad over the first main surface, a drain electrode over the second main surface, a source external terminal and a gate external terminal, each having a first main surface electrically connected to the source electrode pad and gate electrode pad of the chip, respectively, and a drain external terminal having a first main surface and a second, opposing main surface and being electrically connected to the second main surface of the chip, each of the source, gate and drain external terminals having second main surfaces thereof in a same plane, and, in a plan view of the external terminals, the gate external terminal has a portion located between the source and drain external terminals in at least one direction.Type: GrantFiled: May 31, 2013Date of Patent: August 26, 2014Assignees: Renesas Electronics Corporation, Renesas Eastern Japan Semiconductor, Inc.Inventors: Ryoichi Kajiwara, Masahiro Koizumi, Toshiak Morita, Kazuya Takahashi, Munehisa Kishimoto, Shigeru Ishii, Toshinori Hirashima, Yasushi Takahashi, Toshiyuki Hata, Hiroshi Sato, Keiichi Ookawa
-
Patent number: 8816403Abstract: Provided are semiconductor device cells, methods for forming the semiconductor device cells and a layout style for the semiconductor device cells. The device cells may be repetitive cells used throughout an integrated circuit. The layout style utilizes an area at the polysilicon level that is void of polysilicon and which can accommodate conductive leads therein or thereover. The conductive leads are formed of material typically used for contacts or vias and are disposed beneath the first metal interconnect level which couples device cells to one another. The subjacent local conductive leads may form subjacent signal lines allowing for additional power mesh lines to be included within the limited number of metal tracks that can be accommodated within a device cell and in accordance with metal track design spacing rules.Type: GrantFiled: September 21, 2011Date of Patent: August 26, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jung-Hsuan Chen, May Chang, Chiting Cheng, Li-Chun Tien
-
Patent number: 8816352Abstract: Disclosed herein is a display device including: a thin film transistor; and a wiring layer; wherein the thin film transistor includes a semiconductor layer, a gate electrode disposed so as to be opposed to the semiconductor layer, the gate electrode being different in thickness from the wiring layer, and a gate insulating film between the semiconductor layer and the gate electrode.Type: GrantFiled: February 3, 2012Date of Patent: August 26, 2014Assignee: Sony CorporationInventors: Yasuhiro Terai, Toshiaki Arai
-
Publication number: 20140232014Abstract: A semiconductor device includes: a punch stop region formed in a substrate; a plurality of buried bit lines formed over the substrate; a plurality of pillar structures formed over the buried bit lines; a plurality of word lines extending to intersect the buried bit lines and being in contact with the pillar structures; and an isolation layer isolating the word lines from the buried bit lines.Type: ApplicationFiled: April 29, 2014Publication date: August 21, 2014Applicant: SK hynix Inc.Inventors: Heung-Jae CHO, Bong-Seok JEON
-
Patent number: 8808837Abstract: A flexible film is provided. The flexible film includes a dielectric film, a metal layer disposed on the dielectric film, and at least one hole formed through the dielectric film and the metal layer. Therefore, it is possible to facilitate the alignment of circuit patterns on a flexible film with an electrode of a panel of a display device or a circuit of a driving unit of a display device.Type: GrantFiled: May 22, 2008Date of Patent: August 19, 2014Assignee: LG Electronics Inc.Inventors: Sang Gon Lee, Dae Sung Kim, Woo Hyuck Chang
-
Patent number: 8803290Abstract: The amount of signal propagation and moisture penetration and corresponding reliability problems due to moisture penetration degradation in an IC can be reduced by fabricating two seal rings with non-adjacent gaps. In one embodiment, the same effect can be achieved by fabricating a wide seal ring with a channel having offset ingress and egress portions. Either of these embodiments can also have grounded seal ring segments which further reduce signal propagation.Type: GrantFiled: October 3, 2008Date of Patent: August 12, 2014Assignee: QUALCOMM IncorporatedInventors: Norman Frederick, Jr., Tom Myers
-
Patent number: 8803320Abstract: An integrated circuit includes a signal line routed in a first direction. A first shielding pattern is disposed substantially parallel with the signal line. The first shielding pattern has a first edge having a first dimension and a second edge having a second dimension. The first edge is substantially parallel with the signal line. The first dimension is larger than the second dimension. A second shielding pattern is disposed substantially parallel with the signal line. The second shielding pattern has a third edge having a third dimension and a fourth edge having a fourth dimension. The third edge is substantially parallel with the signal line. The third dimension is larger than the fourth dimension. The fourth edge faces the second edge. A first space is between the second and fourth edges.Type: GrantFiled: February 11, 2011Date of Patent: August 12, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chung-Hui Chen
-
Patent number: 8803305Abstract: A hybrid interconnect includes a through silicon via and a wire bond. Hybrid interconnects enable better layout of a stacked IC by combining benefits from both interconnect technologies. In one hybrid interconnect, wire bonds couples a second tier die mounted on a first tier die to a redistribution layer in the first tier die. Through silicon vias in the first tier die are coupled to the wire bonds to provide communication. In another hybrid interconnect, a wire bond couples a redistribution layer on a first tier die to a packaging substrate on which the first tier die is mounted. The redistribution layer couples to a second tier die mounted on the first tier die to provide a power supply to the second tier die. Through silicon vias in the first tier die couple to the second tier die to provide communication from the packaging substrate to the second tier die.Type: GrantFiled: November 18, 2009Date of Patent: August 12, 2014Assignee: QUALCOMM IncorporatedInventors: Ratibor Radojcic, Arvind Chandrasekaran, Ryan Lane
-
Patent number: 8796823Abstract: A semiconductor device includes a semiconductor substrate and a through electrode provided in a through hole formed in the semiconductor substrate. The through electrode partially protrudes from a back surface of the semiconductor substrate, which is opposite to an active surface thereof. The through electrode includes a resin core and a conductive film covering at least a part of the resin core.Type: GrantFiled: November 13, 2012Date of Patent: August 5, 2014Assignee: Seiko Epson CorporationInventors: Tsuyoshi Yoda, Kazumi Hara
-
Patent number: 8796860Abstract: A semiconductor device includes a substrate, a multi-layer wiring layer formed on the substrate, and including a signal line and ground lines extending above the signal line, one of the ground lines extending toward a direction in a layer and another one of the ground lines extending from the one of the ground lines toward another direction in the layer, a first pad on the multi-layer wiring layer, and a redistribution layer formed on the multi-layer wiring layer, including a second pad, a redistribution line coupling the first pad and the second pad, and an insulation film covering the redistribution line.Type: GrantFiled: January 28, 2013Date of Patent: August 5, 2014Assignee: Renesas Electronics CorporationInventors: Yuji Tada, Tsuyoshi Hirakawa, Hironori Nakamura, Takayuki Kurokawa
-
Publication number: 20140210105Abstract: The invention concerns a method comprising: forming a plurality of parallel lines (502, 504, 506) of a sacrificial material over a layer of conductive material (510) of an integrated circuit, said parallel lines being separated by trenches, at least one of said lines being interrupted along its length by an opening (516) dividing it into first and second line portions (504A, 504B) separated by a space (S); forming spacers (522, 524, 526, 528, 530) in said trenches on lateral sides of said line portions and filling at least a bottom part of said opening between the line portions; removing the sacrificial material by etching; and forming interconnection lines (302, 304A, 304B, 306A, 306B, 308, 310) of said conductive material based on a pattern defined by said spacers.Type: ApplicationFiled: January 29, 2014Publication date: July 31, 2014Inventor: Vincent FARYS
-
Patent number: 8791570Abstract: A semiconductor device includes first and second conductor patterns embedded in a first interlayer insulation film and a third conductor pattern embedded in a second interlayer insulation film, the third conductor pattern including a main part and an extension part, the extension part being electrically connected to the first conductor pattern by a first via-plug, the extension part having a branched pattern closer to the main part compared with the first conductor pattern, the branched pattern making a contact with the second conductor pattern via a second via-plug, each of the main part, extension part including the branched pattern, first via-plug and second via-plug forming a damascene structure.Type: GrantFiled: May 29, 2012Date of Patent: July 29, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Kenichi Watanabe, Tomoji Nakamura, Satoshi Otsuka
-
Patent number: 8791576Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: July 13, 2012Date of Patent: July 29, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8791579Abstract: A device includes a plurality of connectors on a top surface of a package component. The plurality of connectors includes a first connector having a first lateral dimension, and a second connector having a second lateral dimension. The second lateral dimension is greater than the first lateral dimension. The first and the second lateral dimensions are measured in directions parallel to a major surface of the package component.Type: GrantFiled: November 17, 2011Date of Patent: July 29, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Wei Lai, Ming-Che Ho, Tzong-Hann Yang, Chien Rhone Wang, Chia-Tung Chang, Hung-Jui Kuo, Chung-Shi Liu
-
Patent number: 8791568Abstract: A semiconductor device includes a substrate, a surface electrode of aluminum-containing material formed on the substrate, a metal film of solderable material formed on the surface electrode, and an end-securing film securing an end of the metal film and having a portion on the surface electrode and also having an overlapping portion which is formed integrally with the portion on the surface electrode and which overlaps the end of the metal film.Type: GrantFiled: March 2, 2012Date of Patent: July 29, 2014Assignee: Mitsubishi Electric CorporationInventors: Seiya Nakano, Yoshifumi Tomomatsu
-
Patent number: 8791509Abstract: In a multiple gate transistor, the plurality of Fins of the drain or source of the transistor are electrically connected to each other by means of a common contact element, wherein enhanced uniformity of the corresponding contact regions may be accomplished by an enhanced silicidation process sequence. For this purpose, the Fins may be embedded into a dielectric material in which an appropriate contact opening may be formed to expose end faces of the Fins, which may then act as silicidation surface areas.Type: GrantFiled: November 17, 2009Date of Patent: July 29, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Sven Beyer, Patrick Press, Rainer Giedigkeit, Jan Hoentschel
-
Patent number: 8786087Abstract: A semiconductor device is made up of a first insulating layer having a through hole; a first interconnection which includes a first conductive layer, a first barrier layer, and a first main interconnection, and a second interconnection connected to one of the first conductive layer and the first barrier layer. Accordingly, the semiconductor device can avoid a problem where the material of the first main interconnection transfers from a portion connected to the second interconnection due to electromigration to form a void, with the result that the first interconnection is disconnected from the second interconnection.Type: GrantFiled: July 2, 2010Date of Patent: July 22, 2014Assignee: Oki Semiconductor Co., Ltd.Inventor: Yusuke Harada
-
Semiconductor memory device having a low resistance wiring line and method of manufacturing the same
Patent number: 8785980Abstract: A semiconductor memory device includes a memory cell array layer which includes a first wiring line, a memory cell stacked on the first wiring line, and a second wiring line formed on the memory cell so as to intersect the first wiring line, wherein a step is formed in the first wiring line so that the height of an upper surface of the first wiring line in the memory cell array region where the memory cell array is formed is higher than the height in a peripheral region around the memory cell array region.Type: GrantFiled: August 31, 2012Date of Patent: July 22, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Tomoya Osaki, Naohito Morozumi -
Patent number: 8786078Abstract: Jet-impingement, two-phase cooling apparatuses and power electronics modules having a target surface with single- and two-phase surface enhancement features are disclosed. In one embodiment, a cooling apparatus includes a jet plate surface and a target layer. The jet plate surface includes a jet orifice having a jet orifice geometry, wherein the jet orifice is configured to generate an impingement jet of a coolant fluid. The target layer has a target surface, single-phase surface enhancement features, and two-phase surface enhancement features. The target surface is configured to receive the impingement jet, and the single-phase surface enhancement features and the two-phase enhancement features are arranged on the target surface according to the jet orifice geometry.Type: GrantFiled: December 30, 2013Date of Patent: July 22, 2014Assignees: Toyota Motor Engineering & Manufacturing North America, Inc., Purdue Research FoundationInventors: Matthew Joseph Rau, Ercan Mehmet Dede, Shailesh N. Joshi, Suresh V. Garimella
-
Publication number: 20140198572Abstract: A three-dimensional semiconductor device includes first and second selection lines stacked one on the other. An upper line horizontally crosses over the first and second selection lines. First and second vertical patterns vertically cross the first and second selection lines. The first and second vertical patterns are connected in common to the upper line. Each of the first and second vertical patterns constitutes first and second selection transistors that are connected in series to each other. The first selection transistors of the first and second vertical patterns are controlled by the first and second selection lines, respectively.Type: ApplicationFiled: November 22, 2013Publication date: July 17, 2014Inventors: CHANGHYUN LEE, SUNG-MIN HWANG
-
Patent number: 8779592Abstract: The present disclosure provides a semiconductor device. The semiconductor device includes a first conductive line disposed over a substrate. The first conductive line is located in a first interconnect layer and extends along a first direction. The semiconductor device includes a second conductive line and a third conductive line each extending along a second direction different from the first direction. The second and third conductive lines are located in a second interconnect layer that is different from the first interconnect layer. The second and third conductive lines are separated by a gap that is located over or below the first conductive line. The semiconductor device includes a fourth conductive line electrically coupling the second and third conductive lines together. The fourth conductive line is located in a third interconnect layer that is different from the first interconnect layer and the second interconnect layer.Type: GrantFiled: May 1, 2012Date of Patent: July 15, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Po Tang, Shih-Ming Chang, Ken-Hsien Hsieh, Ru-Gun Liu
-
Patent number: 8772947Abstract: Methods for packaging microelectronic devices and microelectronic devices formed using such methods are disclosed herein. One aspect of the invention is directed toward a method for packaging a microelectronic device that includes coupling an active side of a microelectronic die to a surface of a support member. The microelectronic die can have a backside opposite the active side, a peripheral side extending at least part way between the active side and the backside, and at least one through-wafer interconnect. The method can further include applying an encapsulant to cover a portion of the surface of the support member so that a portion of the encapsulant is laterally adjacent to the peripheral side, removing material from a backside of the microelectronic die to expose a portion of at least one through-wafer interconnect, and applying a redistribution structure to the backside of the microelectronic die.Type: GrantFiled: June 14, 2012Date of Patent: July 8, 2014Assignee: Micron Technology, Inc.Inventors: Choon Kuan Lee, Chin Hui Chong, David J. Corisis
-
Patent number: 8772929Abstract: A wafer level package includes a semiconductor die bonded on a supporting wafer. The semiconductor die has at least a step recess at its substrate. An underfill layer is formed between the semiconductor die and the supporting wafer. Moreover, the height of the underfill layer is limited by the step recess. During a fabrication process of the wafer level package, the step recess helps to reduce the stress on the wafer level package.Type: GrantFiled: November 16, 2011Date of Patent: July 8, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hao Chen, Long Hua Lee, Chun-Hsing Su, Yi-Lin Tsai, Kung-Chen Yeh, Chung Yu Wang, Jui-Pin Hung, Jing-Cheng Lin
-
Patent number: 8766457Abstract: A bonding structure of a semiconductor package includes: a first conductive member configured to transmit an electrical signal; and a bonding pad configured to be electrically coupled to a surface of the first conductive member and comprising a plurality of sub bonding pads.Type: GrantFiled: November 29, 2011Date of Patent: July 1, 2014Assignee: SK Hynix Inc.Inventor: Seong Cheol Kim
-
Patent number: 8766401Abstract: A semiconductor component and methods for manufacturing the semiconductor component that includes a three dimensional helically shaped common mode choke. In accordance with embodiments, a transient voltage suppression device may be coupled to the monolithically integrated common mode choke.Type: GrantFiled: October 1, 2010Date of Patent: July 1, 2014Assignee: Semiconductor Components Industries, LLCInventors: Phillip Holland, Rong Liu, Umesh Sharma, Der Min Liou, David D. Marreiro, Sudhama C. Shastri
-
Patent number: 8767462Abstract: The nonvolatile memory device may include a substrate including a first region and a second region. A string line group may be disposed on the substrate in the first region, and a bias interconnection group may be disposed above the substrate in the second region. The bias interconnection group may include a string select bias interconnection, cell bias interconnections, and a ground select bias interconnection, which may be respectively electrically connected to a string select line, word lines, and a ground select line of the string line group. The string select bias interconnection may be disposed between the ground select bias interconnection and the cell bias interconnections of the bias interconnection group.Type: GrantFiled: March 23, 2011Date of Patent: July 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Sun Yun
-
Patent number: 8759985Abstract: A rectangular interlevel connector array (RICA) is defined in a semiconductor chip. To define the RICA, a virtual grid for interlevel connector placement is defined to include a first set of parallel virtual lines that extend across the layout in a first direction, and a second set of parallel virtual lines that extend across the layout in a second direction perpendicular to the first direction. A first plurality of interlevel connector structures are placed at respective gridpoints in the virtual grid to form a first RICA. The first plurality of interlevel connector structures of the first RICA are placed to collaboratively connect a first conductor channel in a first chip level with a second conductor channel in a second chip level. A second RICA can be interleaved with the first RICA to collaboratively connect third and fourth conductor channels that are respectively interleaved with the first and second conductor channels.Type: GrantFiled: June 14, 2013Date of Patent: June 24, 2014Assignee: Tela Innovations, Inc.Inventors: Daryl Fox, Scott T. Becker
-
Patent number: 8753939Abstract: A system and method for making semiconductor die connections with through-silicon vias (TSVs) are disclosed. TSVs are formed through the substrate to allow for signal connections as well as power and ground connections. In one embodiment this allows these connections to be made throughout the substrate instead of on the periphery of the substrate. In another embodiment, the TSVs are used as part of a power matrix to supply power and ground connections to the active devices and metallization layers through the substrate.Type: GrantFiled: August 2, 2013Date of Patent: June 17, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Oscar M. K. Law, Kuo H. Wu
-
Patent number: 8748305Abstract: A semiconductor device is provided which includes a semiconductor substrate having a plurality of microelectronic elements formed therein; an interconnect structure formed over the substrate, the interconnect structure including metal layers isolated from one another by an inter-metal dielectric, the metal layers including a topmost metal layer; dummy metal vias formed between at least two metal layers and disposed within a region of the interconnect structure; and a bonding pad formed over the topmost metal layer such that the bonding pad is aligned with the region of the interconnect structure.Type: GrantFiled: November 17, 2009Date of Patent: June 10, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsien-Wei Chen
-
Publication number: 20140151903Abstract: The present disclosure provides a repairing method, a repairing structure and a repairing system for a disconnected defect, the repairing method includes: forming a first repairing line connecting two ends of a disconnected portion of a scanning line; forming an insulation layer covering the first repairing line; and forming a second repairing line connecting two ends of a disconnected portion of a data line with the insulation layer located at an intersection of the first repairing line and the second repairing line. By forming the insulation layer between the first repairing line and the second repairing line, the present disclosure avoids the short circuit generated after the scanning line and the data line are repaired, repairs the disconnected defect at the intersection of two metal layers, improves the yield rate of the repairing of the disconnected defect, and reduces manufacturing cost.Type: ApplicationFiled: December 4, 2012Publication date: June 5, 2014Inventor: Weng-Da Cheng
-
Patent number: 8736058Abstract: A conductive structure includes a contact plug extending through an insulating layer on a substrate, and first and second conductive lines extending alongside one another on the insulating layer. The first conductive line extends on the contact plug. A connecting line on the insulating layer extends between and electrically connects the first and second conductive lines. Related integrated circuit devices and fabrication methods are also discussed.Type: GrantFiled: October 22, 2010Date of Patent: May 27, 2014Assignee: Samsung Electronics CorporationInventors: Byoung-Ho Kwon, Bo-Un Yoon
-
Patent number: 8736073Abstract: A semiconductor device includes a first insulating layer; a wiring layer formed on a first surface of the first insulating layer and including a first electrode pad; a semiconductor chip; a second insulating layer including a semiconductor chip accommodating portion; a third insulating layer on the second insulating layer; and a passive element including an electrode and formed of an embedded portion and a protruding portion on a second surface of the first insulating layer, wherein an end surface of the embedded portion is coated by the insulating layer, the electrode of the passive element is electrically connected to the wiring layer through a via wiring formed in the insulating layers, the first electrode pad is electrically connected to another semiconductor device through a joining portion, and a protruding amount of the protruding portion is less than a gap between the second surface and the another semiconductor device.Type: GrantFiled: May 10, 2013Date of Patent: May 27, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventor: Yuji Kunimoto