Epitaxial Deposition Of Group Iv Elements, E.g., Si, Ge, C (epo) Patents (Class 257/E21.102)
-
Patent number: 8173497Abstract: A semiconductor device having a cell region and a peripheral region includes an silicon on insulator (SOI) substrate having a stack structure of a silicon substrate, a buried insulation layer, and a silicon layer. An epi-silicon layer is formed in the buried insulation layer of the peripheral region and connects a peripheral portion of a channel area of the silicon layer to the silicon substrate. A gate is formed on the silicon layer and junction areas are formed in the silicon layer on both sides of the gate.Type: GrantFiled: December 12, 2008Date of Patent: May 8, 2012Assignee: Hynix Semiconductor Inc.Inventor: Ki Bong Nam
-
Publication number: 20120108038Abstract: Germanium, tellurium, and/or antimony precursors are usefully employed to form germanium-, tellurium- and/or antimony-containing films, such as films of GeTe, GST, and thermoelectric germanium-containing films. Processes for using these precursors to form amorphous films are also described. Further described is the use of [{nBuC(iPrN)2}2Ge] or Ge butyl amidinate to form GeTe smooth amorphous films for phase change memory applications.Type: ApplicationFiled: January 9, 2012Publication date: May 3, 2012Applicant: ADVANCED TECHNOLOGY MATERIALS, INC.Inventors: Philip S.H. Chen, William Hunks, Tianniu Chen, Matthias Stender, Chongying Xu, Jeffrey F. Roeder, Weimin Li
-
Patent number: 8133802Abstract: The present invention provides silicon-germanium hydride compounds, methods for their synthesis, methods for their deposition, and semiconductor structures made using the compounds. The compounds are defined by formula: SiHnI (GeHn2)y, wherein y is 2, 3, or 4 wherein n1 is 0 1, 2 or 3 to satisfy valency and wherein n2 is independently 0, 1, 2 or 3 for each Ge atom in the compound, to satisfy valency.Type: GrantFiled: November 21, 2006Date of Patent: March 13, 2012Assignee: Arizona Board of RegentsInventors: John Kouvetakis, Cole J. Ritter, III
-
Publication number: 20120056187Abstract: A method of forming a polycrystalline silicon layer includes forming a first amorphous silicon layer and forming a second amorphous silicon layer such that the first amorphous silicon layer and the second amorphous silicon layer have different film qualities from each other, and crystallizing the first amorphous silicon layer and the second amorphous silicon layer using a metal catalyst to form a first polycrystalline silicon layer and a second polycrystalline silicon layer. A thin film transistor includes the polycrystalline silicon layer formed by the method and an organic light emitting device includes the thin film transistor.Type: ApplicationFiled: August 17, 2011Publication date: March 8, 2012Inventors: Byoung-Keon PARK, Jong-Ryuk Park, Yun-Mo Chung, Tak-Young Lee, Jin-Wook Seo, Ki-Yong Lee, Min-Jae Jeong, Yong-Duck Son, Byung-Soo So, Seung-Kyu Park, Dong-Hyun Lee, Kil-Won Lee, Jae-Wan Jung
-
Publication number: 20120052659Abstract: A manufacturing method for semiconductor device includes: loading a wafer to a reaction chamber and placing the wafer on a support member; supplying process gas including source gas to a surface of the wafer, controlling a heater output and heating the wafer to a predetermined temperature while rotating the wafer at a first number of rotations, and thereby forming a film on a surface of the wafer; stopping supplying the source gas; decreasing a number of rotations of the wafer to a second number of rotations which enables an offset balance of the wafer to be maintained and stopping the heater output; and decreasing a temperature of the wafer while rotating the wafer at the second number of rotations.Type: ApplicationFiled: August 30, 2011Publication date: March 1, 2012Inventors: Yoshikazu Moriyama, Yoshihisa Ohta
-
Patent number: 8119494Abstract: A method includes providing a semiconductor substrate formed of a first semiconductor material; and forming a plurality of insulation regions over at least a portion of the semiconductor substrate, with a plurality of trenches separating the plurality of insulation regions apart from each other. A first epitaxial growth is performed to epitaxially grow a plurality of semiconductor regions in the plurality of trenches, wherein (111) facets are formed and exposed during the step of the first epitaxial growth. When the (111) facets of neighboring ones of the plurality of semiconductor regions touch each other, a second epitaxial growth is performed to continue grow the plurality of semiconductor regions to form (100) planes between the neighboring ones of the plurality of semiconductor regions.Type: GrantFiled: July 29, 2010Date of Patent: February 21, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Georgios Vellianitis
-
Publication number: 20120040519Abstract: A method for forming a silicon film having a microcrystal structure is provided. The method includes following steps. A plasma-enhanced chemical vapor deposition system having a reaction chamber, a top electrode and a bottom electrode is provided. The top electrode and the bottom electrode are opposite and disposed in the reaction chamber. A substrate is disposed on the bottom electrode. A silane gas is applied into the reaction chamber. A silicon film having a microcrystal structure is formed by simultaneously irradiating the silane gas in the reaction chamber by a carbon dioxide laser and performing a plasma-enhanced chemical vapor deposition step.Type: ApplicationFiled: May 27, 2011Publication date: February 16, 2012Applicant: BUREAU OF ENERGY, MINISTRY OF ECONOMIC AFFAIRSInventor: Ching-Ting LEE
-
Patent number: 8105955Abstract: An integrated circuit system includes a substrate, a carbon-containing silicon region over the substrate, a non-carbon-containing silicon region over the substrate, and a silicon-carbon region, including the non-carbon-containing silicon region and the carbon-containing silicon region.Type: GrantFiled: August 15, 2006Date of Patent: January 31, 2012Assignees: GLOBALFOUNDRIES Singapore Pte. Ltd., International Business Machines CorporationInventors: Jin Ping Liu, Richard J. Murphy, Anita Madan, Ashima B. Chakravarti
-
Patent number: 8102052Abstract: One embodiment of the present invention relates to method for the concurrent deposition of multiple different crystalline structures on a semiconductor body utilizing in-situ differential epitaxy. In one embodiment of the present invention a preparation surface is formed, resulting in two distinct crystalline regions, a monocrystalline silicon substrate region and an isolating layer region. A monocrystalline silicon layer and an amorphous silicon layer are concurrently formed directly onto the preparation surface in the monocrystalline silicon substrate region and the isolating layer region, respectively. Deposition comprises the formation of two or more sub-layers. The process parameters can be varied for each individual sub-layer to optimize deposition characteristics.Type: GrantFiled: February 14, 2011Date of Patent: January 24, 2012Assignee: Infineon Technologies AGInventors: Herbert Schäfer, Martin Franosch, Thomas Meister, Josef Böck
-
Patent number: 8097527Abstract: A method of forming an epitaxial layer on a silicon substrate includes (a) providing a silicon substrate; (b) performing a wet-cleaning process onto the silicon substrate; (c) performing a first plasma cleaning process onto the wet-cleaned silicon substrate by providing a chlorine (Cl2) gas and an argon (Ar) gas; and (d) forming an epitaxial growth film on the silicon substrate after the (c) step.Type: GrantFiled: July 10, 2008Date of Patent: January 17, 2012Assignee: Jusung Engineering Co. Ltd.Inventor: Cheol-Hoon Yang
-
Patent number: 8093143Abstract: A method for producing a wafer with a silicon single crystal substrate having a front and a back side and a layer of SiGe deposited on the front side, the method using steps in the following order: simultaneously polishing the front and the back side of the silicon single crystal substrate; depositing a stress compensating layer on the back side of the silicon single crystal substrate; polishing the front side of the silicon single crystal substrate; cleaning the silicon single crystal substrate having the stress compensating layer deposited on the back side; and depositing a fully or partially relaxed layer of SiGe on the front side of the silicon single crystal substrate.Type: GrantFiled: March 16, 2010Date of Patent: January 10, 2012Assignee: Siltronic AGInventors: Peter Storck, Thomas Buschhardt
-
Publication number: 20120003819Abstract: The present invention discloses that under modified chemical vapor deposition (mCVD) conditions an epitaxial silicon film may be formed by exposing a substrate contained within a chamber to a relatively high carrier gas flow rate in combination with a relatively low silicon precursor flow rate at a temperature of less than about 550° C. and a pressure in the range of about 10 mTorr-200 Torr. Furthermore, the crystalline Si may be in situ doped to contain relatively high levels of substitutional carbon by carrying out the deposition at a relatively high flow rate using tetrasilane as a silicon source and a carbon-containing gas such as dodecalmethylcyclohexasilane or tetramethyldisilane under modified CVD conditions.Type: ApplicationFiled: June 23, 2011Publication date: January 5, 2012Applicants: International Business Machines Corporation, Matheson Tri-Gas, Inc.Inventors: Terry Arthur Francis, Satoshi Hasaka, Paul David Brabant, Robert Torres, JR., He Hong, Alexander Reznicek, Thomas N. Adam, Devendra K. Sadana
-
Publication number: 20120003787Abstract: A method for forming an amorphous semiconductor which contains an impurity element and has low resistivity and a method for manufacturing a semiconductor device with excellent electrical characteristics with high yield are provided. In the method for forming an amorphous semiconductor containing an impurity element, which utilizes a plasma CVD method, pulse-modulated discharge inception voltage is applied to electrodes under the pressure and electrode distance with which the minimum discharge inception voltage according to Paschen's Law can be obtained, whereby the amorphous semiconductor which contains an impurity element and has low resistivity is formed.Type: ApplicationFiled: June 29, 2011Publication date: January 5, 2012Inventors: Tetsuhiro Tanaka, Erika Kato
-
Publication number: 20110318909Abstract: The invention can provide or facilitate energy recovery operations during semiconductor processing operations by utilizing a bell jar having a radiation shield thereon that is comprised of a mediating layer comprising nickel disposed on an interior surface of the bell jar, and a reflective layer which can comprise a gold layer that is disposed on the mediating layer. The reflective layer has an emissivity of less than 5% and, more preferably, the reflective layer has an emissivity of less than about 1%. Heat from the reaction chamber can be used to reduce the heating load of one or more other unit operations.Type: ApplicationFiled: June 29, 2010Publication date: December 29, 2011Applicant: GT SOLAR INCORPORATEDInventors: Jeffrey C. Gum, Chad Fero
-
Publication number: 20110312151Abstract: A method of forming a memory device. The method provides a semiconductor substrate having a surface region. A first dielectric layer is formed overlying the surface region of the semiconductor substrate. A bottom wiring structure is formed overlying the first dielectric layer and a second dielectric material is formed overlying the top wiring structure. A bottom metal barrier material is formed to provide a metal-to-metal contact with the bottom wiring structure. The method forms a pillar structure by patterning and etching a material stack including the bottom metal barrier material, a contact material, a switching material, a conductive material, and a top barrier material. The pillar structure maintains a metal-to-metal contact with the bottom wiring structure regardless of the alignment of the pillar structure with the bottom wiring structure during etching. A top wiring structure is formed overlying the pillar structure at an angle to the bottom wiring structure.Type: ApplicationFiled: June 10, 2011Publication date: December 22, 2011Applicant: Crossbar Inc.Inventor: Scott Brad HERNER
-
Patent number: 8080836Abstract: A process is disclosed for in-situ fabricating a semiconductor component imbedded in a substrate. A substrate is ablated with a first laser beam to form a void therein. A first conductive element is formed in the void of the substrate with a second laser beam. A semiconductor material is deposited upon the first conductive element with a third laser beam operating in the presence of a depositing atmosphere. A second conductive element is formed on the first semiconductor material with a fourth laser beam. The process may be used for fabricating a Schottky barrier diode or a junction field effect transistor and the like.Type: GrantFiled: July 9, 2007Date of Patent: December 20, 2011Assignee: University of Central FloridaInventors: Nathaniel R. Quick, Aravinda Kar, Islam A. Salama
-
Publication number: 20110306189Abstract: A method of etching and tilling deep trenches is disclosed, which includes: forming an ONO(oxide-nitride-oxide) sandwich layer on a semiconductor substrate; forming deep trenches by using top oxide of the sandwich layer as a stop layer; removing the top oxide and middle SiN of the sandwich layer; tilling the deep trenches with epitaxial film or polysilicon film; polishing the wafer to get a planarized surface by stopping at the surface of the bottom oxide layer; removing the bottom oxide layer.Type: ApplicationFiled: June 8, 2011Publication date: December 15, 2011Inventors: Xiaohua Cheng, Shengan Xiao
-
Patent number: 8076223Abstract: The present invention is a method for producing a semiconductor substrate, including steps of forming a SiGe gradient composition layer and a SiGe constant composition layer on a Si single crystal substrate, flattening a surface of the SiGe constant composition layer, removing a natural oxide film on the flattened surface of the SiGe constant composition layer, and forming a strained Si layer on the surface of the SiGe constant composition layer from which the natural oxide film has been removed, wherein the formation of the SiGe gradient composition layer and the formation of the SiGe constant composition layer are performed at a temperature T1 that is higher than 800° C., the removal of the natural oxide film from the surface of the SiGe constant composition layer is performed in a reducing atmosphere through a heat treatment at a temperature T2 that is equal to or higher than 800° C.Type: GrantFiled: July 4, 2007Date of Patent: December 13, 2011Assignee: Shin-Etsu Handotai Co., Ltd.Inventors: Satoshi Oka, Nobuhiko Noto
-
Patent number: 8076222Abstract: Methods for forming a microcrystalline silicon layer in a thin film transistor structure are provided. In one embodiment, a method for forming a microcrystalline silicon layer includes providing a substrate in a processing chamber, supplying a first gas mixture having a hydrogen containing gas to a silicon containing gas flow rate ratio greater than about 200:1 into the processing chamber, maintaining a first process pressure greater than about 6 Torr in the processing chamber to deposit a first microcrystalline silicon containing layer in presence of a plasma formed from the first gas mixture, supplying a second gas mixture into the processing chamber, and maintaining a second process pressure less than about 5 Torr in the processing chamber to deposit a second microcrystalline silicon containing layer in presence of a plasma formed from the second gas mixture.Type: GrantFiled: September 4, 2008Date of Patent: December 13, 2011Assignee: Applied Materials, Inc.Inventors: Tae Kyung Won, Soo Young Choi, Dong Kil Yim, Jriyan Jerry Chen, Beom Soo Park
-
Patent number: 8071442Abstract: A strain-inducing semiconductor alloy may be formed on the basis of cavities which may have a non-rectangular shape, which may be maintained even during corresponding high temperature treatments by providing an appropriate protection layer, such as a silicon dioxide material. Consequently, a lateral offset of the strain-inducing semiconductor material may be reduced, while nevertheless providing a sufficient thickness of corresponding offset spacers during the cavity etch process, thereby preserving gate electrode integrity. For instance, P-channel transistors may have a silicon/germanium alloy with a hexagonal shape, thereby significantly enhancing the overall strain transfer efficiency.Type: GrantFiled: September 2, 2009Date of Patent: December 6, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Stephan Kronholz, Markus Lenski, Andy Wei, Andreas Ott
-
Publication number: 20110275200Abstract: A method for an intrinsic type microcrystalline silicon layer is provided. In one embodiment, a method for forming an intrinsic type microcrystalline silicon layer includes dynamically ramping up a silane gas supplied in a gas mixture to a surface of a substrate disposed in a processing chamber, dynamically ramping down a RF power applied in the gas mixture supplied to the processing chamber to form a plasma in the gas mixture, and forming an intrinsic type microcrystalline silicon layer on the substrate.Type: ApplicationFiled: April 29, 2011Publication date: November 10, 2011Applicant: APPLIED MATERIALS, INC.Inventors: Yi Zheng, Guangchi Xuan, Zheng Yuan, Brian Shieh
-
Publication number: 20110263105Abstract: The amorphous silicon film formation method includes forming a seed layer on the surface of a base by heating the base and flowing aminosilane-based gas onto the heated base; and forming an amorphous silicon film on the seed layer by heating the base, supplying silane-based gas containing no amino group onto the seed layer on the surface of the heated base, and thermally decomposing the silane-based gas containing no amino group.Type: ApplicationFiled: April 26, 2011Publication date: October 27, 2011Applicant: TOKYO ELECTRON LIMITEDInventors: Kazuhide HASEBE, Hiroki MURAKAMI, Akinobu KAKIMOTO
-
Patent number: 8043901Abstract: The present invention relates to a method for manufacturing a display device including a p-channel thin film transistor and an n-channel thin film transistor having a microcrystalline semiconductor film each of which are an inverted-staggered type, and relates to a method for formation of an insulating film and a semiconductor film which are included in the thin film transistor. Two or more kinds of high-frequency powers having different frequencies are supplied to an electrode for generating glow discharge plasma in a reaction chamber. High-frequency powers having different frequencies are supplied to generate glow discharge plasma, so that a thin film of a semiconductor or an insulator is formed. High-frequency powers having different frequencies (different wavelength) are superimposed and applied to the electrode of a plasma CVD apparatus, so that densification and uniformity of plasma for preventing the effect of surface standing wave of plasma can be realized.Type: GrantFiled: August 14, 2008Date of Patent: October 25, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai, Yukie Suzuki, Yoshiyuki Kurokawa
-
Publication number: 20110253987Abstract: A method of crystallizing a silicon layer. An amorphous silicon layer is formed on a buffer layer on a substrate. A catalyst metal layer is formed on the amorphous silicon layer to have a density of from about 1011 to about 1015 atom/cm2. A crystalline seed having a pyramid shape is formed on an interface between the amorphous silicon layer and the buffer layer as a catalyst metal of the catalyst metal layer diffuses into the amorphous silicon layer. The amorphous silicon layer is thermal-treated so that a polysilicon layer is formed as a silicon crystal grows by the crystallization seed.Type: ApplicationFiled: January 24, 2011Publication date: October 20, 2011Applicant: Samsung Mobile Display Co., Ltd.Inventors: Yun-Mo CHUNG, Ki-Yong Lee, Jin-Wook Seo, Kil-Won Lee, Bo-Kyung Choi
-
Patent number: 8026535Abstract: In a thin film transistor, a semiconductor layer containing Si and Ge is applied, a Ge concentration of this semiconductor layer is high at the side of the insulating substrate, and crystalline orientation of the semiconductor layer indicates a random orientation in a region of 20 nm from the side of the insulating substrate, and indicates a (111), (110) or (100) preferential orientation at the film surface side of the semiconductor layer.Type: GrantFiled: January 24, 2008Date of Patent: September 27, 2011Assignees: Hitachi, Ltd., Tokyo Institute of TechnologyInventors: Masatoshi Wakagi, Junichi Hanna
-
Patent number: 8017504Abstract: In a manufacturing flow for adapting the band gap of the semiconductor material with respect to the work function of a metal-containing gate electrode material, a strain-inducing material may be deposited to provide an additional strain component in the channel region. For instance, a layer stack with silicon/carbon, silicon and silicon/germanium may be used for providing the desired threshold voltage for a metal gate while also providing compressive strain in the channel region.Type: GrantFiled: September 2, 2009Date of Patent: September 13, 2011Assignee: Globalfoundries Inc.Inventors: Uwe Griebenow, Jan Hoentschel, Kai Frohberg
-
Patent number: 8012860Abstract: A method for producing a product of a functionalized nanocomposition colloidal material using atomic layer deposition to coat the colloidal material. The ALD layer comprises an inorganic material which enables improved optical and electrical properties for the nanocomposite.Type: GrantFiled: June 16, 2009Date of Patent: September 6, 2011Assignee: UChicago Argonne, LLCInventors: Jeffrey W. Elam, Philippe Guyot-Sionnest
-
Patent number: 7999250Abstract: In accordance with one or more embodiments, a semiconductor structure includes a semiconductor substrate, a first semiconductor material over the semiconductor substrate, and a second semiconductor material over a portion the first semiconductor material, wherein the second semiconductor material comprises silicon-germanium-carbon (SiGeC) and wherein the first semiconductor material is a silicon epitaxial layer. The semiconductor structure further includes an active device, wherein a portion of the active device is formed in the second semiconductor material and a dielectric structure extending from the first surface of the first semiconductor material into the semiconductor substrate through the first semiconductor material.Type: GrantFiled: February 27, 2009Date of Patent: August 16, 2011Assignee: HVVi Semiconductors, Inc.Inventors: Bishnu Prasanna Gogoi, Robert Bruce Davies
-
Patent number: 7982214Abstract: A voltage-operated layered arrangement comprising a substrate (1), a layered structure (2, 3, 4, 5) that is applied to the substrate and that comprises at least one electrically conductive functional layer (3) arranged between a first electrode (2) and a second electrode (4), and a field-degrading layer (5) that is less electrically conductive than the functional layer (3) and that is applied to the second electrode (4) arranged on the side of the layered structure remote from the substrate in such a way that it covers the second electrode (4) at least in the region of an edge (4a) and connects the second electrode (4) to the first electrode (2) electrically.Type: GrantFiled: December 7, 2007Date of Patent: July 19, 2011Assignee: Koninklijke Philips Electronics N.V.Inventors: Hans-Peter Loebl, Herbert Friedrich Boerner
-
Patent number: 7977706Abstract: Semiconductor structures include a trench formed proximate a substrate including a first semiconductor material. A crystalline material including a second semiconductor material lattice mismatched to the first semiconductor material is formed in the trench. Process embodiments include removing a portion of the dielectric layer to expose a side portion of the crystalline material and defining a gate thereover. Defects are reduced by using an aspect ratio trapping approach.Type: GrantFiled: August 13, 2010Date of Patent: July 12, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Anthony J. Lochtefeld
-
Patent number: 7972971Abstract: The disclosure relates to a method for producing a microelectronic device including a plurality of Si1-yGey based semi-conducting zones (where 0<y?1) which have different respective Germanium contents, comprising the steps of: a) formation on a substrate covered with a plurality of Si1-yGey based semi-conducting zones (where 0<x<1 and x<y) and identical compositions, of at least one mask comprising a set of masking blocks, wherein the masking blocks respectively cover at least one semi-conducting zone of the said plurality of semi-conducting zones, wherein several of said masking blocks have different thicknesses and/or are based on different materials, b) oxidation of the semi-conducting zones of the said plurality of semi-conducting zones through said mask.Type: GrantFiled: June 11, 2007Date of Patent: July 5, 2011Assignees: Commissariat A l'Energie Atomique, STMicroelectronics SAInventors: Jean-Francois Damlencourt, Yves Morand, Laurent Clavelier
-
Patent number: 7947552Abstract: One embodiment of the present invention relates to method for the concurrent deposition of multiple different crystalline structures on a semiconductor body utilizing in-situ differential epitaxy. In one embodiment of the present invention a preparation surface is formed, resulting in two distinct crystalline regions, a monocrystalline silicon substrate region and an isolating layer region. A monocrystalline silicon layer and an amorphous silicon layer are concurrently formed directly onto the preparation surface in the monocrystalline silicon substrate region and the isolating layer region, respectively. Deposition comprises the formation of two or more sub-layers. The process parameters can be varied for each individual sub-layer to optimize deposition characteristics.Type: GrantFiled: April 21, 2008Date of Patent: May 24, 2011Assignee: Infineon Technologies AGInventors: Herbert Schäfer, Martin Franosch, Thomas Meister, Josef Böck
-
Patent number: 7935617Abstract: A method of providing a layer in a semiconductor device, wherein the layer includes Si1-x-yGexCy, and wherein the carbon in the layer is in a stable condition, includes preparing a silicon substrate; preparing a SiGeC precursor; forming a Si1-x-yGexCy layer on the silicon substrate from the precursor; forming a top silicon layer on the Si1-x-yGexCy layer; and completing the semiconductor device.Type: GrantFiled: August 31, 2004Date of Patent: May 3, 2011Assignee: Sharp Laboratories of America, Inc.Inventor: Douglas J. Tweet
-
Patent number: 7935614Abstract: A multiplicity of silicon wafers polished at least on their front sides are provided and successively coated individually in an epitaxy reactor by a procedure whereby one of the wafers is placed on a susceptor in the epitaxy reactor, is pretreated under a hydrogen atmosphere at a first hydrogen flow rate, and with addition of an etching medium to the hydrogen atmosphere at a reduced hydrogen flow rate in a second step, is subsequently coated epitaxially on its polished front side, and removed from the reactor. An etching treatment of the susceptor follows a specific number of epitaxial coatings. Silicon wafers produced thereby have a global flatness value GBIR of 0.07-0.3 ?m relative to an edge exclusion of 2 mm.Type: GrantFiled: June 29, 2009Date of Patent: May 3, 2011Assignee: Siltronic AGInventors: Reinhard Schauer, Norbert Werner
-
Patent number: 7927977Abstract: A method of making a semiconductor device includes forming a first layer comprising a seed material over an underlying layer, forming a second layer comprising a sacrificial material over the first layer, the sacrificial material being different from the seed material, patterning the first layer and the second layer into a plurality of separate features, forming an insulating filling material between the plurality of the separate features, removing the sacrificial material from the separate features to form a plurality of openings in the insulating filling material such that the seed material is exposed in the plurality of openings, and growing a semiconductor material on the exposed seed material in the plurality of openings.Type: GrantFiled: July 15, 2009Date of Patent: April 19, 2011Assignee: SanDisk 3D LLCInventors: Raghuveer S. Makala, Vance Dunton, Yoichiro Tanaka, Steven Maxwell, Tong Zhang, Steven J. Radigan
-
Patent number: 7897489Abstract: A method of selectively attaching a capping agent to an H-passivated Si or Ge surface is disclosed. The method includes providing the H-passivated Si or Ge surface, the H-passivated Si or Ge surface including a set of covalently bonded Si or Ge atoms and a set of surface substitutional atoms, wherein the set of surface substitutional atoms includes at least one of boron atoms, aluminum atoms, gallium atoms, indium atoms, tin atoms, lead atoms, phosphorus atoms, arsenic atoms, sulfur atoms, and bismuth atoms. The method also includes exposing the set of surface functional atoms to a set of capping agents, each capping agent of the set of capping agents having a set of functional groups bonded to a pair of carbon atoms, wherein the pair of carbon atoms includes at least one pi orbital bond, and further wherein a covalent bond is formed between at least some surface substitutional atoms of the set of surface substitutional atoms and at least some capping agents of the set of capping agents.Type: GrantFiled: June 17, 2008Date of Patent: March 1, 2011Assignee: Innovalight, Inc.Inventor: Elena Rogojina
-
Patent number: 7863163Abstract: A method for depositing a carbon doped epitaxial semiconductor layer comprises maintaining a pressure of greater than about 700 torr in a process chamber housing a patterned substrate having exposed single crystal material. The method further comprises providing a flow of a silicon source gas to the process chamber. The silicon source gas comprises dichlorosilane. The method further comprises providing a flow of a carbon precursor to the process chamber. The method further comprises selectively depositing the carbon doped epitaxial semiconductor layer on the exposed single crystal material.Type: GrantFiled: December 22, 2006Date of Patent: January 4, 2011Assignee: ASM America, Inc.Inventor: Matthias Bauer
-
Patent number: 7863152Abstract: A semiconductor device with a strain layer and a method of fabricating the semiconductor device with a strain layer that can reduce a loading effect are provided. By arranging active dummies and gate dummies not to overlap each other, the area of active dummy on which a strain layer dummy will be formed can be secured, thereby reducing the loading effect.Type: GrantFiled: February 26, 2008Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-hwan Lee, Heon-jong Shin, Shigenobu Maeda, Sung-rey Wi, Quan WangXiao, Hyun-min Choi
-
Publication number: 20100317174Abstract: A manufacturing method of a semiconductor device is provided, comprising: loading a substrate into a processing chamber; forming a first film on the substrate by supplying silicon atom-containing gas, boron atom-containing gas, and germanium atom-containing gas into the processing chamber; forming a second film on the first film by supplying the silicon atom-containing gas and the boron atom-containing gas into the processing chamber; and unloading the substrate from the processing chamber.Type: ApplicationFiled: January 28, 2010Publication date: December 16, 2010Applicants: HITACHI KOKUSAI ELECTRIC INC., ELPIDA MEMORY, INC.Inventors: Takaaki Noda, Jie Wang, Kazuaki Tonari, Satoru Sugiyama
-
Publication number: 20100307418Abstract: Provided is a vapor phase epitaxy apparatus of a group III nitride semiconductor capable of improving the uniformity of the film thickness distribution, and reaction rate, of a semiconductor. The vapor phase epitaxy apparatus of a group III nitride semiconductor includes: a susceptor for holding a substrate; the opposite face of the susceptor; a heater for heating the substrate; a reactor formed of a gap between the susceptor and the opposite face of the susceptor; a raw material gas-introducing portion for supplying a raw material gas to the reactor; and a reacted gas-discharging portion. In the vapor phase epitaxy apparatus of a group III nitride semiconductor, the raw material gas-introducing portion includes a first mixed gas ejection orifice capable of ejecting a mixed gas obtained by mixing three kinds, i.e.Type: ApplicationFiled: June 1, 2010Publication date: December 9, 2010Inventors: Kenji ISO, Yoshiyasu ISHIHAMA, Ryohei TAKAKI, Yuzuru TAKAHASHI
-
Publication number: 20100297832Abstract: Provided is a substrate processing apparatus, a semiconductor device manufacturing method, and a substrate manufacturing method. The substrate processing apparatus comprises: a reaction chamber configured to process substrates; a first gas supply system configured to supply at least a silicon-containing gas and a chlorine-containing gas or at least a gas containing silicon and chlorine; a first gas supply unit connected to the first gas supply system; a second gas supply system configured to supply at least a reducing gas; a second gas supply unit connected to the second gas supply system; a third gas supply system configured to supply at least a carbon-containing gas and connected to at least one of the first gas supply unit and the second gas supply unit; and a control unit configured to control the first to third gas supply systems.Type: ApplicationFiled: May 18, 2010Publication date: November 25, 2010Applicant: HITACHI-KOKUSAI ELECTRIC INC.Inventors: Yoshinori IMAI, Hideji SHIBATA, Takafumi SASAKI
-
Patent number: 7833885Abstract: Methods for forming a microcrystalline silicon layer in a thin film transistor structure are provided. In one embodiment, a method for forming a microcrystalline silicon layer includes providing a substrate in a processing chamber, supplying a gas mixture having a hydrogen-based gas, a silicon-based gas and an argon gas into the processing chamber, the gas mixture having a volumetric flow ratio of the hydrogen-based gas to the silicon-based gas greater than about 100:1, wherein a volumetric flow ratio of the argon gas to the total combined flow of hydrogen-based gas and the silicon-based gas is between about 5 percent and about 40 percent, and maintaining a process pressure of the gas mixture within the processing chamber at greater than about 3 Torr while depositing a microcrystalline silicon layer on the substrate.Type: GrantFiled: November 26, 2008Date of Patent: November 16, 2010Assignee: Applied Materials, Inc.Inventors: Tae Kyung Won, Soo Young Choi, Dong Kil Yim, Jriyan Jerry Chen, Beom Soo Park
-
Publication number: 20100255664Abstract: A number of methods are provided for semiconductor processing. One such method includes depositing a first precursor material on a surface at a particular temperature to form an undoped polysilicon. The method also includes depositing a second precursor material on a surface of the undoped polysilicon at substantially the same temperature, wherein the undoped polysilicon serves as a seed to accelerate forming a doped polysilicon.Type: ApplicationFiled: April 2, 2009Publication date: October 7, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Anish Khandekar, Ervin T. Hill, Jixin Yu, Jeffrey B. Hull
-
Patent number: 7799592Abstract: Semiconductor structures include a trench formed proximate a substrate including a first semiconductor material. A crystalline material including a second semiconductor material lattice mismatched to the first semiconductor material is formed in the trench. Process embodiments include removing a portion of the dielectric layer to expose a side portion of the crystalline material and defining a gate thereover. Defects are reduced by using an aspect ratio trapping approach.Type: GrantFiled: September 26, 2007Date of Patent: September 21, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Anthony J. Lochtefeld
-
Patent number: 7799651Abstract: The present invention relates to a method of treating a structure produced from semiconductor materials, wherein the structure includes a first and second substrates defining a common interface that has defects. The method includes forming a layer, called the disorganized layer, which includes the interface, in which at least a part of the crystal lattice is disorganized; and reorganizing the crystal lattice of the disorganized layer in order to force the defects back deeper into the first substrate.Type: GrantFiled: June 30, 2008Date of Patent: September 21, 2010Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Carlos Mazure, Ian Cayrefourcq, Konstantin Bourdelle
-
Publication number: 20100227457Abstract: A method of forming a phase change material layer and a method of fabricating a phase change memory device, the method of forming a phase change material layer including forming an amorphous germanium layer by supplying a germanium containing first source into a reaction chamber; cutting off supplying the first source after forming the amorphous germanium layer; and forming amorphous Ge1-xTex (0<x?0.5) such that forming the amorphous Ge1-xTex (0<x?0.5) includes supplying a tellurium containing second source into the reaction chamber after cutting off supplying the first source.Type: ApplicationFiled: March 2, 2010Publication date: September 9, 2010Inventors: Hyeonggeun An, Sunglae Cho, Dong-Hyun Im, Jinil Lee
-
Patent number: 7785995Abstract: Pile ups of threading dislocations in thick graded buffer layer are reduced by enhancing dislocation gliding. During formation of a graded SiGe buffer layer, deposition of SiGe from a silicon precursor and a germanium precursor is interrupted one or more times with periods in which the flow of the silicon precursor to the substrate is stopped while the flow of the germanium precursor to the substrate is maintained.Type: GrantFiled: May 9, 2006Date of Patent: August 31, 2010Assignees: ASM America, Inc., S.O.I. Tec Silicon on Insulator Technologies, S.A.Inventors: Nyles W. Cody, Chantal Arena, Pierre Tomasini, Carlos Mazure
-
Publication number: 20100206231Abstract: A substrate processing apparatus includes a chamber having an inner space where a process is carried out with respect to a substrate and an exhaust unit for exhausting substance in the inner space to the outside. The exhaust unit includes a first exhaust plate located at an upstream of an exhaust path of the substance, the first exhaust plate having first exhaust holes, and a second exhaust plate located at a downstream of the exhaust path, the first exhaust plate having second exhaust holes. The first exhaust plate is disposed outside a support member, and the second exhaust plate is disposed below the first exhaust plate generally in parallel to the first exhaust plate. The exhaust unit further includes first covers for selectively opening and closing the first exhaust holes and second covers for selectively opening and closing the second exhaust holes.Type: ApplicationFiled: September 4, 2008Publication date: August 19, 2010Applicant: EUGENE TECHNOLOGY CO., LTD.Inventors: Song Keun Yoon, Byoung Gyu Song, Jae Ho Lee, Kyong Hun Kim
-
Publication number: 20100210093Abstract: In the method for forming a silicon-based thin film by the plasma CVD method using high-frequency excitation, a polycrystalline silicon-based thin film having high degree of crystallization is formed relatively at a low temperature, economically, and productively. The polycrystalline silicon-based thin film is formed in such a state that the pressure of gas during formation of the film is selected and determined from the range of 0.0095 Pa to 64 Pa; the ratio (Md/Ms) of a supply flow rate Md of a diluting gas to a supply flow rate Ms of a film-forming material gas introduced into a deposition chamber is selected and determined from the range of 0 to 1200; the high-frequency power density is selected and determined from the range of 0.Type: ApplicationFiled: October 29, 2007Publication date: August 19, 2010Inventors: Kenji Kato, Eiji Takahashi
-
Publication number: 20100210094Abstract: A method for using an apparatus configured to form a germanium-containing film includes performing a first film formation process for forming a first product film containing germanium by CVD on a product target object placed inside a reaction container, a first cleaning process for etching the film formation by-product, a second cleaning process for removing residual germanium from inside the reaction container, and a second film formation process for forming a second product film containing no germanium by CVD on a product target object placed inside the reaction container, in this order. The second cleaning process is performed by exhausting gas from inside the reaction container with no product target object placed therein, supplying a second cleaning gas containing an oxidizing gas and hydrogen gas into the reaction container, and heating an interior of the reaction container thereby activating the second cleaning gas.Type: ApplicationFiled: February 17, 2010Publication date: August 19, 2010Applicant: TOKYO ELECTRON LIMITEDInventors: Yoshikazu FURUSAWA, Mitsuhiro Okada