Characterized By Sectional Shape, E.g., T-shape, Inverted T, Spacer (epo) Patents (Class 257/E21.205)
-
Patent number: 9461146Abstract: A method of making a semiconductor device includes forming a gate covered by a hard mask over a substrate; disposing a mask over the gate and the hard mask; patterning the mask to expose a portion of the gate and the hard mask; cutting the gate and hard mask to form two shorter gates, each of the two shorter gates having an exposed end portion; undercutting the exposed end portion of at least one of the two shorter gates to form an overhanging hard mask portion over the exposed end portion; and forming spacers along a gate sidewall and beneath the overhanging hard mask portion.Type: GrantFiled: December 10, 2015Date of Patent: October 4, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Pouya Hashemi, Shogo Mochizuki, Alexander Reznicek
-
Patent number: 9455344Abstract: A device having a gate where the profile of the gate provides a first width at a top region and a second width at a bottom region is described. The gate may include tapered sidewalls. The gate may be a metal gate structure.Type: GrantFiled: May 22, 2014Date of Patent: September 27, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Harry-Hak-Lay Chuang, Kong-Beng Thei, Chiung-Han Yeh, Ming-Yuan Wu, Mong-Song Liang
-
Patent number: 9437699Abstract: According to another embodiment, a semiconductor structure is provided. The structure includes: a substrate; a first nanowire over the substrate; and a second nanowire over the substrate and substantially symmetric with the first nanowire.Type: GrantFiled: October 3, 2014Date of Patent: September 6, 2016Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yu-Lien Huang, Yung-Ta Li, Meng-Ku Chen
-
Patent number: 9391165Abstract: A semiconductor device includes a semiconductor region, a first well region which has a first conductive type, a second well region which has a second conductive type, a source region, a drain region, a channel region, and a gate insulation film. The first well region and the second well region are formed in the semiconductor region adjacent to each other. The source region is on the first well region; the drain region is on the second well region. The semiconductor region has a first region, a second region, and a third region. A dopant concentration of the second conductive type in the third region is higher than a dopant concentration of the second conductive type in the first region.Type: GrantFiled: September 2, 2014Date of Patent: July 12, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Daisuke Shinohara
-
Patent number: 9318579Abstract: A method for making a semiconductor device includes forming laterally spaced-apart semiconductor fins above a substrate, and a gate overlying the semiconductor fins. The gate has a tapered outer surface. A first pair of sidewall spacers is formed adjacent the gate an exposed tapered outer surface is also defined. Portions of the gate are removed at the exposed tapered outer surface to define a recess. A second pair of sidewall spacers is formed covering the first pair of sidewall spacers and the recess. Source/drain regions are formed on the semiconductor fins.Type: GrantFiled: June 10, 2014Date of Patent: April 19, 2016Assignees: STMICROELECTRONICS, INC., GLOBALFOUNDRIES INC, INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Qing Liu, Ruilong Xie, Xiuyu Cai, Kejia Wang, Chun-chen Yeh
-
Patent number: 8975734Abstract: A semiconductor package without a chip carrier formed thereon and a fabrication method thereof. A metallic carrier is half-etched to form a plurality of grooves and metal studs corresponding to the grooves. The grooves are filled with a first encapsulant and a plurality of bonding pads are formed on the metal studs. The first encapsulant is bonded with the metal studs directly. Each of the bonding pads and one of the metal studs corresponding to the bonding pad form a T-shaped structure. Therefore, bonding force between the metal studs and the first encapsulant is enhanced such that delamination is avoided. Die mounting, wire-bonding and molding processes are performed subsequently. Since the half-etched grooves are filled with the first encapsulant, the drawback of having pliable metallic carrier that makes transportation difficult to carry out as encountered in prior techniques is overcome, and the manufacturing cost is educed by not requiring the use of costly metals as an etching resist layer.Type: GrantFiled: December 14, 2010Date of Patent: March 10, 2015Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Yueh-Ying Tsai, Fu-Di Tang, Chien-Ping Huang, Chun-Chi Ke
-
Patent number: 8841154Abstract: Disclosed is a method of manufacturing a field effect type compound semiconductor device in which leakage current of a device is decreased and breakdown voltage is enhanced.Type: GrantFiled: June 12, 2013Date of Patent: September 23, 2014Assignee: Electronics and Telecommunications Research InstituteInventors: Hyung Sup Yoon, Byoung-Gue Min, Jong-Won Lim, Ho Kyun Ahn, Jong Min Lee, Seong-il Kim, Jae Kyoung Mun, Eun Soo Nam
-
Patent number: 8765591Abstract: A method of manufacturing a semiconductor device having metal gate includes providing a substrate having at least a dummy gate, a sacrificial layer covering sidewalls of the dummy gate and a dielectric layer exposing a top of the dummy gate formed thereon, forming a sacrificial layer covering sidewalls of the dummy gate on the substrate, forming a dielectric layer exposing a top of the dummy gate on the substrate, performing a first etching process to remove a portion of the sacrificial layer surrounding the top of the dummy gate to form at least a first recess, and performing a second etching process to remove the dummy gate to form a second recess. The first recess and the second recess construct a T-shaped gate trench.Type: GrantFiled: September 11, 2013Date of Patent: July 1, 2014Assignee: United Microelectronics Corp.Inventors: Ssu-I Fu, I-Ming Tseng, En-Chiuan Liou, Cheng-Guo Chen
-
Patent number: 8716095Abstract: A manufacturing method of a gate stack with sacrificial oxygen-scavenging metal spacers includes: forming a gate stack structure consisting of an interfacial oxide layer, a high-K dielectric layer and a metal gate electrode, on a semiconductor substrate; conformally depositing a metal layer covering the semiconductor substrate and the gate stack structure; and selectively etching the metal layer to remove the portions of the metal layer covering the top surface of the gate stack structure and the semiconductor substrate, so as to only keep the sacrificial oxygen-scavenging metal spacers surrounding the gate stack structure in the outer periphery of the gate stack structure. A semiconductor device manufactured by this process.Type: GrantFiled: September 19, 2010Date of Patent: May 6, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huicai Zhong, Zhijiong Luo, Qingqing Liang
-
Patent number: 8686526Abstract: The invention is directed to providing a semiconductor device receiving a blue-violet laser, of which the reliability and yield are enhanced. A device element converting a blue-violet laser into an electric signal is formed on a front surface of a semiconductor substrate. An optically transparent substrate is attached to the front surface of the semiconductor substrate with an adhesive layer being interposed therebetween. The adhesive layer contains transparent silicone. Since the front surface of the device element is covered by the optically transparent substrate, foreign substances are prevented from adhering to the front surface of the device element. Furthermore, the adhesive layer is covered by the optically transparent substrate. This prevents the adhesive layer from being exposed to outside air, thereby preventing the degradation of the adhesive layer 6 due to a blue-violet laser.Type: GrantFiled: November 19, 2007Date of Patent: April 1, 2014Assignee: Semiconductor Components Industries, LLCInventors: Katsuhiko Kitagawa, Hiroyuki Shinogi, Shinzo Ishibe, Hiroshi Yamada
-
Patent number: 8685817Abstract: A method of forming a field effect transistor (FET) device includes forming a gate structure over a substrate, the gate structure including a wide bottom portion and a narrow portion formed on top of the bottom portion; the wide bottom portion comprising a metal material and having a first width that corresponds substantially to a transistor channel length, and the narrow portion also including a metal material having a second width smaller than the first width.Type: GrantFiled: November 19, 2012Date of Patent: April 1, 2014Assignee: International Business Machines CorporationInventors: Jin Cai, Chengwen Pei, Robert R. Robison, Ping-Chuan Wang
-
Patent number: 8669603Abstract: Some embodiments include DRAM having transistor gates extending partially over SOI, and methods of forming such DRAM. Unit cells of the DRAM may be within active region pedestals, and in some embodiments the unit cells may comprise capacitors having storage nodes in direct contact with sidewalls of the active region pedestals. Some embodiments include 0C1T memory having transistor gates entirely over SOI, and methods of forming such 0C1T memory.Type: GrantFiled: August 26, 2013Date of Patent: March 11, 2014Assignee: Micron Technology, Inc.Inventor: Kunal R. Parekh
-
Patent number: 8614469Abstract: A semiconductor device capable of improving the driving power and a manufacturing method therefor are provided. In a semiconductor device, a gate structure formed by successively stacking a gate oxide film and a silicon layer is arranged over a semiconductor substrate. An oxide film is arranged long the lateral side of the gate structure and another oxide film is arranged along the lateral side of the oxide film and the upper surface of the substrate. In the side wall oxide film comprising these oxide films, the minimum value of the thickness of the first layer along the lateral side of the gate structure is less than the thickness of the second layer along the upper surface of the substrate.Type: GrantFiled: September 6, 2012Date of Patent: December 24, 2013Assignee: Renesas Electronics CorporationInventors: Toshifumi Iwasaki, Yoshihiko Kusakabe
-
Patent number: 8574989Abstract: The present application discloses a method of forming a semiconductor structure. In at least one embodiment, the method includes forming a polysilicon layer over a substrate. A mask layer is formed over the polysilicon layer. The mask layer is patterned to form a patterned mask layer. A polysilicon structure is formed by etching the polysilicon layer using the patterned mask layer as a mask. The polysilicon structure has an upper surface and a lower surface, and the etching of the polysilicon layer is arranged to cause a width of the upper surface of the polysilicon structure greater than that of the lower surface of the polysilicon structure.Type: GrantFiled: December 8, 2011Date of Patent: November 5, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Che-Cheng Chang, Po-Chi Wu, Buh-Kuan Fang, Jr-Jung Lin, Ryan Chia-Jen Chen
-
Patent number: 8557645Abstract: A method of manufacturing a semiconductor device includes forming an insulating layer over a semiconductor region; forming a multilayer resist composite including a plurality of resist layers over the insulating layer; forming an opening in the resist layers of the multilayer resist composite except in the lowermost resist layer adjacent to the insulating layer; forming a reflow opening in the lowermost resist layer; reflowing part of the lowermost resist layer exposed in the reflow opening by heating to form a slope at the surface of the lowermost resist layer; forming a first gate opening in the lowermost resist layer so as to extend from the slope; and forming a gate electrode having a shape depending on the shapes of the opening in the multilayer resist composite, the slope and the first gate opening.Type: GrantFiled: September 3, 2010Date of Patent: October 15, 2013Assignee: Fujitsu LimitedInventors: Naoko Kurahashi, Kozo Makiyama
-
Patent number: 8536041Abstract: A method is provided for fabricating a transistor. The transistor includes a silicon layer including a source region and a drain region, a gate stack disposed on the silicon layer between the source region and the drain region, and a sidewall spacer disposed on sidewalls of the gate stack. The gate stack includes a first layer of high dielectric constant material, a second layer comprising a metal or metal alloy, and a third layer comprising silicon or polysilicon. The sidewall spacer includes a high dielectric constant material and covers the sidewalls of at least the second and third layers of the gate stack. Also provided is a method for fabricating such a transistor.Type: GrantFiled: July 26, 2012Date of Patent: September 17, 2013Assignee: International Business Machines CorporationInventors: Leland Chang, Isaac Lauer, Jeffrey W. Sleight
-
Patent number: 8530288Abstract: Some embodiments include DRAM having transistor gates extending partially over SOI, and methods of forming such DRAM. Unit cells of the DRAM may be within active region pedestals, and in some embodiments the unit cells may comprise capacitors having storage nodes in direct contact with sidewalls of the active region pedestals. Some embodiments include 0C1T memory having transistor gates entirely over SOI, and methods of forming such 0C1T memory.Type: GrantFiled: September 12, 2012Date of Patent: September 10, 2013Assignee: Micron Technology, Inc.Inventor: Kunal R. Parekh
-
Patent number: 8487404Abstract: The present invention provides fuse patterns and a method of manufacturing the same. According to the present invention, an insulating layer and a contact plug are filled between fuse patterns which are formed to have their ends broken and are isolated from each other. In case of a fail cell, the insulating layer is broken owing a difference in an electrical bias (current or voltage) between a metal wire and the fuse patterns, and a short is generated between the fuse patterns. Accordingly, embodiments avoid damage to a semiconductor substrate associated with a conventional fuse repair method employing laser energy, and the area of a fuse box can be reduced.Type: GrantFiled: January 10, 2012Date of Patent: July 16, 2013Assignee: Hynix Semiconductor Inc.Inventor: Ki Soo Choi
-
Patent number: 8461009Abstract: Process for enhancing strain in a channel with a stress liner, spacer, process for forming integrated circuit and integrated circuit. A first spacer composed of an first oxide and first nitride layer is applied to a gate electrode on a substrate, and a second spacer composed of a second oxide and second nitride layer is applied. Deep implanting of source and drain in the substrate occurs, and removal of the second nitride, second oxide, and first nitride layers.Type: GrantFiled: February 28, 2006Date of Patent: June 11, 2013Assignees: International Business Machines Corporation, Chartered Semiconductor Manufacturing Ltd.Inventors: Atul C. Ajmera, Christopher V. Baiocco, Xiangdong Chen, Wenzhi Gao, Young Way Teh
-
Patent number: 8421132Abstract: A method of forming a semiconductor structure includes forming a stress inducing layer over one or more partially completed field effect transistor (FET) devices disposed over a substrate, the one or more partially completed FET devices including sacrificial dummy gate structures; planarizing the stress inducing layer and removing the sacrificial dummy gate structures; and following the planarizing the stress inducing layer and removing the sacrificial dummy gate structures, performing an ultraviolet (UV) cure of the stress inducing layer so as to enhance a value of an initial applied stress by the stress inducing layer on channel regions of the one or more partially completed FET devices. A semiconductor structure includes a UV cured tensile nitride layer formed over the substrate and between gate structures of the NFET devices, with portions of the UV cured tensile nitride layer having a trapezoidal profile with a bottom end wider than a top end.Type: GrantFiled: May 9, 2011Date of Patent: April 16, 2013Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Pranita Kulkarni, Chun-Chen Yeh
-
Patent number: 8344436Abstract: Some embodiments include DRAM having transistor gates extending partially over SOI, and methods of forming such DRAM. Unit cells of the DRAM may be within active region pedestals, and in some embodiments the unit cells may comprise capacitors having storage nodes in direct contact with sidewalls of the active region pedestals. Some embodiments include 0C1T memory having transistor gates entirely over SOI, and methods of forming such 0C1T memory.Type: GrantFiled: August 2, 2011Date of Patent: January 1, 2013Assignee: Micron Technology, Inc.Inventor: Kunal R. Parekh
-
Patent number: 8237205Abstract: A semiconductor device includes a gate insulating film formed on a semiconductor region of a first conductivity type; a gate electrode formed on the gate insulating film; an offset spacer formed on a side surface of the gate electrode; an inner sidewall formed on the side surface of the gate electrode with the offset spacer interposed therebetween, and having an L-shaped cross section; and an insulating film formed to cover the gate electrode, the offset spacer, the inner sidewall, and a part of the semiconductor region located laterally outward from the inner sidewall. The offset spacer includes an inner offset spacer formed on the side surface of the gate electrode and an outer offset spacer formed to cover the side surface of the gate electrode and the inner offset spacer. The outer offset spacer is in contact with a top end and outer side surface of the inner offset spacer.Type: GrantFiled: August 10, 2009Date of Patent: August 7, 2012Assignee: Panasonic CorporationInventors: Masayuki Kamei, Kyouji Yamashita, Daisaku Ikoma
-
Patent number: 8232604Abstract: A transistor is provided that includes a silicon layer including a source region and a drain region, a gate stack disposed on the silicon layer between the source region and the drain region, and a sidewall spacer disposed on sidewalls of the gate stack. The gate stack includes a first layer of high dielectric constant material, a second layer comprising a metal or metal alloy, and a third layer comprising silicon or polysilicon. The sidewall spacer includes a high dielectric constant material and covers the sidewalls of at least the second and third layers of the gate stack. Also provided is a method for fabricating such a transistor.Type: GrantFiled: May 1, 2008Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Leland Chang, Isaac Lauer, Jeffrey W. Sleight
-
Patent number: 8198704Abstract: In one embodiment, a method of fabricating a semiconductor device having a crystalline semiconductor layer includes preparing a semiconductor substrate and forming a preliminary active pattern on the semiconductor substrate. The preliminary active pattern includes a barrier pattern and a non-single crystal semiconductor pattern. A sacrificial non-single crystal semiconductor layer covers the preliminary active pattern and the semiconductor substrate. By crystallizing the sacrificial non-single crystal semiconductor layer and the non-single crystal semiconductor pattern, using the semiconductor substrate as a seed layer, the sacrificial non-single crystal semiconductor layer and the non-single crystal semiconductor pattern are changed to a sacrificial crystalline semiconductor layer and a crystalline semiconductor pattern, respectively. The crystalline semiconductor pattern and the barrier pattern constitute an active pattern. The sacrificial crystalline semiconductor layer is removed.Type: GrantFiled: February 23, 2010Date of Patent: June 12, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Kim, Eun-Jung Yun
-
Patent number: 8043890Abstract: The present invention relates to a device and a method for dividing up substrates (2) in wafer form (e.g. wafers), which is used in the semiconductor industry, MST (microstructure technology) industry and photovoltaic industry, whereby improved reliability of the process and lower reject rates are accomplished. This object is achieved according to the invention by using adhesion forces that act between the substrates in wafer form and the devices (1) thereby used.Type: GrantFiled: November 8, 2006Date of Patent: October 25, 2011Inventors: Wolfgang Coenen, Nils Hendrik Coenen
-
Patent number: 8043915Abstract: Crisscrossing spacers formed by pitch multiplication are used as a mask to form isolated features, such as contacts vias. A first plurality of mandrels are formed on a first level and a first plurality of spacers are formed around each of the mandrels. A second plurality of mandrels is formed on a second level above the first level. The second plurality of mandrels is formed so that they cross, e.g., are orthogonal to, the first plurality of mandrels, when viewed in a top down view. A second plurality of spacers is formed around each of the second plurality of mandrels. The first and the second mandrels are selectively removed to leave a pattern of voids defined by the crisscrossing first and second pluralities of spacers. These spacers can be used as a mask to transfer the pattern of voids to a substrate. The voids can be filled with material, e.g., conductive material, to form conductive contacts.Type: GrantFiled: June 10, 2010Date of Patent: October 25, 2011Assignee: Micron Technology, Inc.Inventor: Luan C. Tran
-
Patent number: 8013376Abstract: Some embodiments include DRAM having transistor gates extending partially over SOI, and methods of forming such DRAM. Unit cells of the DRAM may be within active region pedestals, and in some embodiments the unit cells may comprise capacitors having storage nodes in direct contact with sidewalls of the active region pedestals. Some embodiments include 0C1T memory having transistor gates entirely over SOI, and methods of forming such 0C1T memory.Type: GrantFiled: August 6, 2010Date of Patent: September 6, 2011Assignee: Micron Technology, Inc.Inventor: Kunal R. Parekh
-
Patent number: 8004022Abstract: A field effect transistor includes a GaN epitaxial substrate, a gate electrode formed on an electron channel layer of the substrate, and source and drain electrodes arranged spaced apart by a prescribed distance on opposite sides of the gate electrode. The source and drain electrodes are in ohmic contact with the substrate. At an upper portion of the gate electrode, a field plate is formed protruding like a visor to the side of drain electrode. Between the electron channel layer of the epitaxial substrate and the field plate, a dielectric film is formed. The dielectric film is partially removed at a region immediately below the field plate, to be flush with a terminal end surface of the field plate. The dielectric film extends from a lower end of the removed portion to the drain electrode, to be overlapped on the drain electrode.Type: GrantFiled: January 6, 2009Date of Patent: August 23, 2011Assignee: Sharp Kabushiki KaishaInventors: Norimasa Yafune, John Kevin Twynam
-
Patent number: 7952104Abstract: A process for manufacturing a thin-film transistor device includes forming a dielectric insulation layer on a substrate, forming an amorphous silicon layer on the dielectric insulation layer, crystallizing the amorphous silicon layer, so as to obtain polycrystalline silicon, forming gate structures on the polycrystalline silicon, and forming first doped regions within the polycrystalline silicon laterally with respect to the gate structures. The crystallizing step includes forming first capping dielectric regions on the amorphous silicon layer, and then irradiating the amorphous silicon layer using a laser so as to form active areas of polycrystalline silicon separated by separation portions of amorphous silicon underlying the first capping dielectric regions.Type: GrantFiled: September 22, 2009Date of Patent: May 31, 2011Assignee: STMicroelectronics, S.r.l.Inventors: Salvatore Leonardi, Claudia Caligiore
-
Patent number: 7919379Abstract: The present invention relates to semiconductor devices, and more particularly to a process and structure for removing a dielectric spacer selective to a surface of a semiconductor substrate with substantially no removal of the semiconductor substrate. The method of the present invention can be integrated into a conventional CMOS processing scheme or into a conventional BiCMOS processing scheme. The method includes forming a field effect transistor on a semiconductor substrate, the FET comprising a dielectric spacer and the gate structure, the dielectric spacer located adjacent a sidewall of the gate structure and over a source/drain region in the semiconductor substrate; depositing a first nitride layer over the FET; and removing the nitride layer and the dielectric spacer selective to the semiconductor substrate with substantially no removal of the semiconductor substrate.Type: GrantFiled: September 10, 2007Date of Patent: April 5, 2011Assignee: International Business Machines CorporationInventors: Eduard A. Cartier, Rashmi Jha, Sivananda Kanakasabapathy, Xi Li, Renee T. Mo, Vijay Narayanan, Vamsi Paruchuri, Mark T. Robson, Kathryn T. Schonenberg, Michelle L. Steen, Richard Wise, Ying Zhang
-
Patent number: 7919404Abstract: The present invention provides a method of manufacturing a semiconductor device, which comprises the steps of: forming a buffer layer formed of a dual-layer structure of a buffer oxide film and a buffer nitride film on a semiconductor substrate formed with a certain lower structure; forming source/drain by performing an ion injection process after forming the buffer layer; defining a gate hole by etching the buffer layer after forming the source/drain; forming a gate oxide film on the defined gate hole; forming a gate material to bury the defined gate hole; forming a T-shape gate electrode through a process of etching the gate material using the buffer nitride film as an etching stop film; and forming a contact hole after forming an inter-layer dielectric on a resulting structure formed with the T-shape gate electrode.Type: GrantFiled: December 29, 2008Date of Patent: April 5, 2011Assignee: MagnaChip Semiconductor, Ltd.Inventor: Myoung Kyu Choi
-
Patent number: 7915106Abstract: A method of fabricating a T-gate is provided. The method includes the steps of: forming a photoresist layer on a substrate; patterning the photoresist layer formed on the substrate and forming a first opening; forming a first insulating layer on the photoresist layer and the substrate; removing the first insulating layer and forming a second opening to expose the substrate; forming a second insulating layer on the first insulating layer; removing the second insulating layer and forming a third opening to expose the substrate; forming a metal layer on the second insulating layer on which the photoresist layer and the third opening are formed; and removing the metal layer formed on the photoresist layer. Accordingly, a uniform and elaborate opening defining the length of a gate may be formed by deposition of the insulating layer and a blanket dry etching process, and thus a more elaborate micro T-gate electrode may be fabricated.Type: GrantFiled: November 13, 2008Date of Patent: March 29, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Jae Yeob Shim, Hyung Sup Yoon, Dong Min Kang, Ju Yeon Hong, Kyung Ho Lee
-
Patent number: 7915713Abstract: An integrated circuit includes a first field effect transistor of a first carrier type and a second field effect transistor of a second, different carrier type. In a conductive state, a first channel of the first field effect transistor is oriented to one of a first set of equivalent crystal planes of a semiconductor substrate and a second channel of the second field effect transistor is oriented to at least one of a second, different set of equivalent crystal planes. The first set of equivalent crystal planes is parallel to a main surface of the semiconductor substrate and the second set of equivalent crystal planes is perpendicular to the main surface.Type: GrantFiled: July 30, 2008Date of Patent: March 29, 2011Assignee: Qimonda AGInventors: Juergen Faul, Juergen Holz
-
Patent number: 7892903Abstract: A method of producing a T-gate in a single stage exposure process using electromagnetic radiation is disclosed.Type: GrantFiled: February 23, 2004Date of Patent: February 22, 2011Assignee: ASML Netherlands B.V.Inventor: Rudy Jan Maria Pellens
-
Patent number: 7888210Abstract: Fabricating semiconductor-based non-volatile memory that includes composite storage elements, such as those with first and second charge storage regions, can include etching more than one charge storage layer. To avoid inadvertent shorts between adjacent storage elements, a first charge storage layer for a plurality of non-volatile storage elements is formed into rows prior to depositing the second charge storage layer. Sacrificial features can be formed between the rows of the first charge storage layer that are adjacent in a column direction, before or after forming the rows of the first charge layer. After forming interleaving rows of the sacrificial features and the first charge storage layer, the second charge storage layer can be formed. The layers can then be etched into columns and the substrate etched to form isolation trenches between adjacent columns. The second charge storage layer can then be etched to form the second charge storage regions for the storage elements.Type: GrantFiled: December 19, 2007Date of Patent: February 15, 2011Assignee: SanDisk CorporationInventors: Vinod Robert Purayath, George Matamis, Takashi Orimoto, James Kai
-
Patent number: 7888193Abstract: A semiconductor device has: a semiconductor substrate having a pair of current input/output regions via which current flows; an insulating film formed on the semiconductor substrate and having a gate electrode opening; and a mushroom gate electrode structure formed on the semiconductor substrate via the gate electrode opening, the mushroom gate electrode structure having a stem and a head formed on the stem, the stem having a limited size on the semiconductor substrate along a current direction and having a forward taper shape upwardly and monotonically increasing the size along the current direction, the head having a size expanded stepwise along the current direction, and the stem contacting the semiconductor substrate in the gate electrode opening and riding the insulating film near at a position of at least one of opposite ends of the stem along the current direction.Type: GrantFiled: March 18, 2010Date of Patent: February 15, 2011Assignees: Fujitsu Limited, Fujitsu Quantum Devices LimitedInventors: Kozo Makiyama, Naoya Ikechi, Takahiro Tan
-
Patent number: 7880241Abstract: A gate electrode structure is provided, which includes, from bottom to top, an optional, yet preferred metallic layer, a Ge rich-containing layer and a Si rich-containing layer. The sidewalls of the Ge rich-containing layer include a surface passivation layer. The inventive gate electrode structure serves as a low-temperature electrically activated gate electrode of a MOSFET in which the materials thereof as well as the method of fabricating the same are compatible with existing MOSFET fabrication techniques. The inventive gate electrode structure is electrically activated at low processing temperatures (on the order of less than 750° C.). Additionally, the inventive gate electrode structure also minimizes gate-depletion effects, does not contaminate a standard MOS fabrication facility and has sufficiently low reactivity of the exposed surfaces that renders such a gate electrode structure compatible with conventional MOSFET processing steps.Type: GrantFiled: February 23, 2007Date of Patent: February 1, 2011Assignee: International Business Machines CorporationInventors: John C. Arnold, Stephen W. Bedell, Keith E. Fogel, Devendra K. Sadana
-
Patent number: 7842572Abstract: A method of manufacturing a local recess channel transistor in a semiconductor device. A hard mask layer is formed on a semiconductor substrate that exposes a portion of the substrate. The exposed portion of the substrate is etched using the hard mask layer as an etch mask to form a recess trench. A trench spacer is formed on the substrate along a portion of sidewalls of the recess trench. The substrate along a lower portion of the recess trench is exposed after the trench spacer is formed. The exposed portion of the substrate along the lower portion of the recess trench is doped with a channel impurity to form a local channel impurity doped region surrounding the lower portion of the recess trench. A portion of the local channel impurity doped region surrounding the lower portion of the recess trench is doped with a Vth adjusting impurity to form a Vth adjusting impurity doped region inside the local channel impurity doped region. The width of the lower portion of the recess trench is expanded.Type: GrantFiled: August 3, 2009Date of Patent: November 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Se-myeong Jang, Yong-chul Oh, Makoto Yoshida
-
Patent number: 7842591Abstract: A method of fabricating short-gate-length electrodes for integrated III-V compound semiconductor devices, particularly for integrated HBT/HEMT devices on a common substrate is disclosed. The method is based on dual-resist processes, wherein a first thin photo-resist layer is utilized for defining the gate dimension, while a second thicker photo-resist layer is used to obtain a better coverage on the surface for facilitating gate metal lift-off. The dual-resist method not only reduces the final gate length, but also mitigates the gate recess undercuts, as compared with those fabricated by the conventional single-resist processes. Furthermore, the dual-resist method of the present invention is also beneficial for the fabrication of multi-gate device with good gate-length uniformity.Type: GrantFiled: May 15, 2008Date of Patent: November 30, 2010Assignee: WIN Semiconductors Corp.Inventors: Cheng-Kuo Lin, Chia-Liang Chao, Ming-Chang Tu, Tsung-Chi Tsai, Yu-Chi Wang
-
Patent number: 7824980Abstract: A semiconductor device and a method for manufacturing the same includes forming a poly-gate including a first poly-gate portion and a second poly-gate portion on and/or over a semiconductor substrate, forming a trench having a predetermined depth in the poly-gate, implanting dopant ions into the entire surface of the semiconductor substrate and the poly-gate including the trench, forming a contact barrier layer to cover a portion of the poly-gate including the trench while exposing an upper surface of the remaining portion of the poly-gate on which a contact will be formed, and forming a contact on the exposed upper surface of the poly-gate.Type: GrantFiled: October 17, 2008Date of Patent: November 2, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Mun-Sub Hwang
-
Patent number: 7776640Abstract: An image sensing device and a packaging method thereof is disclosed. The packaging method includes the steps of providing an adhesive layer; placing a substrate, having an opening, on the adhesive layer; disposing an image sensor within the opening on the adhesive layer; adding a filler between the image sensor and the substrate; connecting the image sensor and the substrate via a plurality of bonding wires; and removing the adhesive layer.Type: GrantFiled: September 26, 2008Date of Patent: August 17, 2010Assignee: Tong Hsing Electronic Industries Ltd.Inventors: Cheng-Lung Chuang, Chi-Cheng Lin
-
Patent number: 7772101Abstract: A phase-change memory device and a fabrication method thereof, capable of reducing driving current while minimizing a size of a contact hole used for forming a PN diode in the phase-change memory device that employs the PN diode. The method of fabricating the phase-change memory device includes the steps of preparing a semiconductor substrate having a junction area formed with a dielectric layer, forming an interlayer dielectric layer having etching selectivity lower than that of the dielectric layer over an entire structure, and forming a contact hole by removing predetermined portions of the interlayer dielectric layer and the dielectric layer. The contact area between the PN diode and the semiconductor substrate is increased so that interfacial resistance is reduced.Type: GrantFiled: June 25, 2008Date of Patent: August 10, 2010Assignee: Hynix Semiconductor Inc.Inventors: Su-Jin Chae, Keum-Bum Lee, Min-Yong Lee
-
Patent number: 7772048Abstract: A semiconductor device is made by steps of removing portions of a first capping layer, removing portions of a sacrificial layer, recessing sidewalls, and forming fin structures. The step of removing portions of the first capping layer forms a first capping structure that covers portions of the sacrificial layer. The step of removing portions of the sacrificial layer removes portions of the sacrificial layer that are not covered by the first capping structure to define an intermediate structure. The step of recessing the sidewalls recesses sidewalls of the intermediate structure relative to edge regions of the first capping structure to form a sacrificial structure having recessed sidewalls. The step of forming fin structures forms fin structures adjacent to the recessed sidewalls.Type: GrantFiled: February 23, 2007Date of Patent: August 10, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Robert E. Jones, Rickey S. Brownson
-
Patent number: 7759197Abstract: Crisscrossing spacers formed by pitch multiplication are used as a mask to form isolated features, such as contacts vias. A first plurality of mandrels are formed on a first level and a first plurality of spacers are formed around each of the mandrels. A second plurality of mandrels is formed on a second level above the first level. The second plurality of mandrels is formed so that they cross, e.g., are orthogonal to, the first plurality of mandrels, when viewed in a top down view. A second plurality of spacers is formed around each of the second plurality of mandrels. The first and the second mandrels are selectively removed to leave a pattern of voids defined by the crisscrossing first and second pluralities of spacers. These spacers can be used as a mask to transfer the pattern of voids to a substrate. The voids can be filled with material, e.g., conductive material, to form conductive contacts.Type: GrantFiled: September 1, 2005Date of Patent: July 20, 2010Assignee: Micron Technology, Inc.Inventor: Luan C. Tran
-
Patent number: 7759194Abstract: An electrically programmable device with embedded EEPROM and method for making thereof. The method includes providing a substrate including a first device region and a second device region, growing a first gate oxide layer in the first device region and the second device region, and forming a first diffusion region in the first device region and a second diffusion region and a third diffusion region in the second device region. Additionally, the method includes implanting a first plurality of ions to form a fourth diffusion region in the first device region and a fifth diffusion region in the second device region. The fourth diffusion region overlaps with the first diffusion region.Type: GrantFiled: July 25, 2008Date of Patent: July 20, 2010Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Yi-Peng Chan, Sheng-He Huang, Zhen Yang
-
Patent number: 7745889Abstract: A metal oxide semiconductor (MOS) transistor with a Y structure metal gate is provided. The MOS transistor includes a substrate, a Y structure metal gate positioned on the substrate, two doping regions disposed in the substrate on two sides of the Y structure metal structure, a spacer, an insulating layer positioned outside the spacer, a dielectric layer positioned outside the insulating layer and a bevel edge covering the spacer. The spacer has a vertical sidewall, and the vertical sidewall surrounds a recess. A part of the Y structure metal gate is disposed in the recess, and a part of the Y structure metal gate is positioned on the bevel edge.Type: GrantFiled: March 2, 2009Date of Patent: June 29, 2010Assignee: United Microelectronics Corp.Inventors: Chin-Hsiang Lin, Chia-Jung Hsu, Li-Wei Cheng
-
Patent number: 7727844Abstract: Embodiments relate to a gate structure of a semiconductor device and a method of manufacturing the gate structure. An oxide layer may be formed on a silicon substrate before a gate insulating layer is formed. The oxide layer may be etched to form an opening exposing a channel area of the silicon substrate. After forming the gate insulating layer in the opening, a gate conductive layer may be deposited and etched to form a gate. The oxide layer may be continuously etched such that the oxide layer remains at both edge portions of the gate insulating layer. The oxide layer formed at both edge portions of the gate insulating layer may protect the gate insulating layer during a gate etching process, and may improve a reliability of the semiconductor device.Type: GrantFiled: December 26, 2006Date of Patent: June 1, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Dae Kyeun Kim
-
Patent number: 7709310Abstract: A semiconductor device has: a semiconductor substrate having a pair of current input/output regions via which current flows; an insulating film formed on the semiconductor substrate and having a gate electrode opening; and a mushroom gate electrode structure formed on the semiconductor substrate via the gate electrode opening, the mushroom gate electrode structure having a stem and a head formed on the stem, the stem having a limited size on the semiconductor substrate along a current direction and having a forward taper shape upwardly and monotonically increasing the size along the current direction, the head having a size expanded stepwise along the current direction, and the stem contacting the semiconductor substrate in the gate electrode opening and riding the insulating film near at a position of at least one of opposite ends of the stem along the current direction.Type: GrantFiled: December 28, 2007Date of Patent: May 4, 2010Assignees: Fujitsu Limited, Fujitsu Quantum Devices LimitedInventors: Kozo Markiyama, Naoya Ikechi, Takahiro Tan
-
Patent number: 7705407Abstract: Embodiments relate to a high voltage semiconductor device. The device includes a substrate having impurities of a first conductivity and having a first surface and a second surface, a gate electrode over the first surface, an LDD region having low concentration impurities of a second conductivity doped in the substrate at a first side of the gate electrode, a drain region having high concentration impurities of the second conductivity doped in the LDD region, a source region having high concentration impurities of the second conductivity doped in the substrate at a second side of the gate electrode, and spacers formed at sidewalls of the gate electrode. The first surface is higher than the second surface, and the source and LDD regions are at least partially formed in a region at the second surface. A bottom side of one of the spacers directly contacts the LLD region.Type: GrantFiled: December 28, 2006Date of Patent: April 27, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Yong Keon Choi
-
Patent number: 7678651Abstract: A method for fabricating a semiconductor device includes: providing a substrate structure in which a plurality of gate lines are already formed; forming a capping layer over the substrate structure; oxidizing the capping layer; and forming an insulation layer over the oxidized capping layer. The capping layer may include a nitride-based material. The insulation layer may include substantially the same material as the capping layer. The oxidizing of the capping layer may comprise performing a radical oxidation process.Type: GrantFiled: June 28, 2006Date of Patent: March 16, 2010Assignee: Hynix Semiconductor Inc.Inventor: Ki-Won Nam