Etching Inorganic Layer (epo) Patents (Class 257/E21.25)
-
Patent number: 10056375Abstract: A semiconductor device includes a first gate pattern and a second gate pattern on a substrate, the first gate pattern having a first height and the second gate pattern having a second height, an insulating pattern on the substrate covering the first and second gate patterns, the insulating pattern including a trench exposing the substrate between the first and second gate patterns, a spacer contacting at least a portion of a sidewall of the insulating pattern within the trench, the spacer spaced apart from the first and second gate patterns and having a third height larger than the first and second heights, and a contact structure filling the trench.Type: GrantFiled: August 28, 2017Date of Patent: August 21, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Young Lee, Sang-Hyun Lee, Myung-Hoon Jung, Do-Hyoung Kim
-
Patent number: 9711415Abstract: A semiconductor device having five gate stacks on different regions of a substrate and methods of making the same are described. The device includes a semiconductor substrate and isolation features to separate the different regions on the substrate. The different regions include a p-type field-effect transistor (pFET) core region, an input/output pFET (pFET IO) region, an n-type field-effect transistor (nFET) core region, an input/output nFET (nFET IO) region, and a high-resistor region.Type: GrantFiled: May 11, 2012Date of Patent: July 18, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jyun-Ming Lin, Wei Cheng Wu, Sheng-Chen Chung, Bao-Ru Young, Hak-Lay Chuang
-
Patent number: 8962486Abstract: The present invention provides a method of forming an opening on a semiconductor substrate. First, a substrate is provided. Then a dielectric layer and a cap layer are formed on the substrate. A ratio of a thickness of the dielectric layer and a thickness of the cap layer is substantially between 15 and 1.5. Next, a patterned boron nitride layer is formed on the cap layer. Lastly, an etching process is performed by using the patterned hard mask as a mask to etch the cap layer and the dielectric layer so as to form an opening in the cap layer and the dielectric layer.Type: GrantFiled: December 30, 2013Date of Patent: February 24, 2015Assignee: United Microelectronics Corp.Inventors: Chun-Yuan Wu, Chih-Chien Liu, Chin-Fu Lin, Po-Chun Chen
-
Patent number: 8927434Abstract: A method of producing a patterned inorganic thin film dielectric stack includes providing a substrate. A first patterned deposition inhibiting material layer is provided on the substrate. A first inorganic thin film dielectric material layer is selectively deposited on a region of the substrate where the first deposition inhibiting material layer is not present using an atomic layer deposition process. The first deposition inhibiting and first inorganic thin film dielectric material layers are simultaneously treated after deposition of the first inorganic thin film dielectric material layer. A second patterned deposition inhibiting material layer is provided on the substrate. A second inorganic thin film dielectric material layer is selectively deposited on a region of the substrate where the second deposition inhibiting material layer is not present using an atomic layer deposition process.Type: GrantFiled: August 31, 2012Date of Patent: January 6, 2015Assignee: Eastman Kodak CompanyInventors: Carolyn R. Ellinger, David H. Levy, Shelby F. Nelson
-
Patent number: 8921233Abstract: Some embodiments provide microelectronic fabrication methods in which a sacrificial pattern is formed on a substrate. A spacer formation layer is formed on the substrate, the spacer formation layer covering the sacrificial pattern. The spacer formation layer is etched to expose an upper surface of the sacrificial pattern and to leave at least one spacer on at least one sidewall of the sacrificial pattern. A first portion of the sacrificial pattern having a first width is removed while leaving intact a second portion of the sacrificial pattern having a second width greater than the first width to thereby form a composite mask pattern including the at least one spacer and a portion of the sacrificial layer. An underlying portion of the substrate is etched using the composite mask pattern as an etching mask.Type: GrantFiled: September 23, 2011Date of Patent: December 30, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-hwang Sim, Min-chul Kim
-
Patent number: 8791023Abstract: A method of producing an inorganic thin film dielectric material layer includes providing a substrate. A first inorganic thin film dielectric material layer is deposited on the substrate using an atomic layer deposition process. The first inorganic thin film dielectric material layer is treated after its deposition. A patterned deposition inhibiting material layer is provided on the substrate. A second inorganic thin film dielectric material layer is selectively deposited on a region of the substrate where the deposition inhibiting material layer is not present using an atomic layer deposition process.Type: GrantFiled: August 31, 2012Date of Patent: July 29, 2014Assignee: Eastman Kodak CompanyInventors: Carolyn R. Ellinger, David H. Levy, Shelby F. Nelson
-
Patent number: 8759983Abstract: A semiconductor device according to one embodiment includes: a semiconductor substrate provided with a semiconductor element; a connecting member formed above the semiconductor substrate configured to electrically connect upper and lower conductive members; a first insulating film formed in the same layer as the connecting member; a wiring formed on the connecting member, the wiring including a first region and a second region, the first region contacting with a portion of an upper surface of the connecting member, and the second region located on the first region and having a width greater than that of the first region; and a second insulating film formed on the first insulating film so as to contact with at least a portion of the first region of the wiring and with a bottom surface of the second region.Type: GrantFiled: January 29, 2009Date of Patent: June 24, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Wada, Akihiro Kajita, Kazuyuki Higashi
-
Patent number: 8735296Abstract: A method of forming multiple different width dimension features simultaneously. The method includes forming multiple sidewall spacers of different widths formed from different combinations of conformal layers on different mandrels, removing the mandrels, and simultaneously transferring the pattern of the different sidewall spacers into an underlying layer.Type: GrantFiled: July 18, 2012Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: Ryan O. Jung, Sivananda K. Kanakasabapathy
-
Patent number: 8669190Abstract: In a method for manufacturing a semiconductor device, a process of providing a semiconductor wafer having a wiring layer having conductive patterns and a plurality of insulation films containing a first insulation film surrounding side surfaces of the conductive patterns are provided. After the process of providing the semiconductor wafer, a process of removing some regions of the plurality of insulation films to form openings is provided. Herein, the first insulation film is disposed to a position closer to the circumference of the semiconductor wafer than a position closest to the outermost circumference of the wafer among the arrangement positions of the conductive patterns.Type: GrantFiled: February 6, 2012Date of Patent: March 11, 2014Assignee: Canon Kabushiki KaishaInventors: Kenji Togo, Hiroaki Sano
-
Publication number: 20140065830Abstract: A method of producing a patterned inorganic thin film dielectric stack includes providing a substrate. A first patterned deposition inhibiting material layer is provided on the substrate. A first inorganic thin film dielectric material layer is selectively deposited on a region of the substrate where the first deposition inhibiting material layer is not present using an atomic layer deposition process. The first deposition inhibiting and first inorganic thin film dielectric material layers are simultaneously treated after deposition of the first inorganic thin film dielectric material layer. A second patterned deposition inhibiting material layer is provided on the substrate. A second inorganic thin film dielectric material layer is selectively deposited on a region of the substrate where the second deposition inhibiting material layer is not present using an atomic layer deposition process.Type: ApplicationFiled: August 31, 2012Publication date: March 6, 2014Inventors: Carolyn R. Ellinger, David H. Levy, Shelby F. Nelson
-
Patent number: 8647989Abstract: The present invention provides a method of forming an opening on a semiconductor substrate. First, a substrate is provided. Then a dielectric layer and a cap layer are formed on the substrate. A ratio of a thickness of the dielectric layer and a thickness of the cap layer is substantially between 15 and 1.5. Next, a patterned boron nitride layer is formed on the cap layer. Lastly, an etching process is performed by using the patterned hard mask as a mask to etch the cap layer and the dielectric layer so as to form an opening in the cap layer and the dielectric layer.Type: GrantFiled: April 15, 2011Date of Patent: February 11, 2014Assignee: United Microelectronics Corp.Inventors: Chun-Yuan Wu, Chih-Chien Liu, Chin-Fu Lin, Po-Chun Chen
-
Publication number: 20130307127Abstract: A semiconductor device includes a semiconductor body including a first surface. The semiconductor device further includes a continuous silicate glass structure over the first surface. A first part of the continuous glass structure over an active area of the semiconductor body includes a first composition of dopants that differs from a second composition of dopants in a second part of the continuous glass structure over an area of the semiconductor body outside of the active area.Type: ApplicationFiled: May 16, 2012Publication date: November 21, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Hans-Joachim Schulze, Alexander Susiti, Markus Zundel, Reinhard Ploss
-
Patent number: 8569080Abstract: A method of packaging a light emitting diode comprising: providing a flexible substrate with a heat-conducting layer, an insulating layer covering on a surface of the heat-conducting layer and an electrically conductive layer positioned on the insulating layer; etching the conductive layer to form a gap in the conductive layer and expose a part of the insulating layer, the conductive layer being separated by the gap into a first electrode and a second electrode isolated from each other; stamping the flexible substrate with a mold at the position of the gap to form a recess in the flexible substrate; positioning a light emitting element on the conductive layer and electrically connecting the light emitting element to the conductive layer; and forming an encapsulation to cover the light emitting element.Type: GrantFiled: June 14, 2012Date of Patent: October 29, 2013Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Li-Hsiang Chen, Hsin-Chiang Lin, Pin-Chuan Chen
-
Patent number: 8513135Abstract: Methods for reducing line roughness of spacers and other features utilizing a non-plasma and non-wet etch fluoride processing technology are provided. Embodiments of the methods can be used for spacer or line reduction and/or smoothing the surfaces along the edges of such features through the reaction and subsequent removal of material.Type: GrantFiled: September 27, 2011Date of Patent: August 20, 2013Assignee: Micron Technology, Inc.Inventors: Joseph Neil Greeley, Paul Morgan, Mark Kiehlbauch
-
Patent number: 8501605Abstract: Methods and apparatus for processing a substrate are provided herein. In some embodiments, a method of doping a substrate may include forming a dopant region on a substrate by implanting one or more dopant elements into the dopant region of the substrate using a plasma doping process; forming a cap layer atop the dopant region; annealing the dopant region after forming the cap layer; and removing the cap layer after annealing the dopant region.Type: GrantFiled: July 22, 2011Date of Patent: August 6, 2013Assignee: Applied Materials, Inc.Inventors: Kartik Santhanam, Martin A. Hilkene, Manoj Vellaikal, Mark R. Lee, Matthew D. Scotney-Castle, Peter I. Porshnev
-
Patent number: 8460996Abstract: An integrated circuit with devices having dielectric layers with different thicknesses. The dielectric layers include a high-k dielectric and some of the dielectric layers include an oxide layer that is formed from an oxidation process. Each device includes a layer including germanium or carbon located underneath the electrode stack of the device. A silicon cap layers is located over the layer including germanium or carbon.Type: GrantFiled: October 31, 2007Date of Patent: June 11, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Gauri V. Karve, Mark D. Hall, Srikanth B. Samavedam
-
Publication number: 20130095664Abstract: Antimony oxide thin films are deposited by atomic layer deposition using an antimony reactant and an oxygen source. Antimony reactants may include antimony halides, such as SbCl3, antimony alkylamines, and antimony alkoxides, such as Sb(OEt)3. The oxygen source may be, for example, ozone. In some embodiments the antimony oxide thin films are deposited in a batch reactor. The antimony oxide thin films may serve, for example, as etch stop layers or sacrificial layers.Type: ApplicationFiled: October 11, 2012Publication date: April 18, 2013Applicant: ASM International. N.V.Inventor: ASM International. N.V.
-
Patent number: 8389412Abstract: The invention relates to a finishing method for a silicon-on-insulator (SOI) substrate that includes an oxide layer buried between an active silicon layer and a support layer of silicon. The method includes applying the following steps in succession: a first rapid thermal annealing (RTA) of the SOI substrate; a sacrificial oxidation of the active silicon layer of the substrate conducted to remove a first oxide thickness; a second RTA of the substrate; and a second sacrificial oxidation of the active silicon layer conducted to remove a second oxide thickness that is thinner than the first oxide thickness.Type: GrantFiled: March 17, 2010Date of Patent: March 5, 2013Assignee: SoitecInventors: Walter Schwarzenbach, Sébastien Kerdiles, Patrick Reynaud, Ludovic Ecarnot, Eric Neyret
-
Patent number: 8383437Abstract: An etchant according to exemplary embodiments of the present invention includes about 0.5 wt % to about 20 wt % of persulfate, about 0.01 wt % to about 2 wt % of a fluorine compound, about 1 wt % to about 10 wt % of inorganic acid, about 0.5 wt % to about 5 wt % of a cyclic amine compound, about 0.1 wt % to about 5 wt % of a chlorine compound, about 0.05 wt % to about 3 wt % of copper salt, about 0.1 wt % to about 10 wt % of organic acid or organic acid salt, and water.Type: GrantFiled: September 1, 2011Date of Patent: February 26, 2013Assignees: Samsung Display Co., Ltd., Dongwoo Fine-Chem Co., Ltd.Inventors: Ji-Young Park, Shin-Il Choi, Jong-Hyun Choung, Sang Gab Kim, Seon-Il Kim, Sang-Tae Kim, Joon-Woo Lee, Young-Chul Park, Young-Jun Jin, Kyong-Min Kang, Suck-Jun Lee, O-Byoung Kwon, In-Ho Yu, Sang-Hoon Jang, Min-Ki Lim, Yu-Jin Lee
-
Publication number: 20130017683Abstract: A silicon carbide substrate is prepared. By exposing the silicon carbide substrate to an atmosphere having a nitrogen dioxide concentration greater than or equal to 2 ?g/m3, an oxide film is formed on the silicon carbide substrate.Type: ApplicationFiled: July 6, 2012Publication date: January 17, 2013Applicant: Sumitomo Electric Industries, Ltd.Inventors: Tsubasa HONKE, Shin HARADA, Kyoko OKITA
-
Publication number: 20130001749Abstract: A method for formation of a fin field effect transistor (FinFET) device includes forming a mandrel mask and a large feature (FX) mask on a metal hardmask layer of a film stack, the film stack including a silicon on insulator (SOI) layer located underneath the metal hardmask layer; etching the mandrel mask and the FX mask simultaneously into the metal hardmask layer; and etching the mandrel mask and the FX mask into the SOI layer using the etched metal hardmask layer as a mask.Type: ApplicationFiled: June 29, 2011Publication date: January 3, 2013Applicant: International Business Machines CorporationInventors: JOHN C. ARNOLD, Sivananda K. Kanakasabapathy, Stefan Schmitz, Yunpeng Yin
-
Publication number: 20130001750Abstract: A method for formation of a fin field effect transistor (FinFET) device includes forming a mandrel mask on a metal hardmask layer of a film stack, the film stack including a silicon on insulator (SOI) layer located underneath the metal hardmask layer; forming a large feature (FX) mask on the metal hardmask layer; etching the mandrel mask and the FX mask simultaneously into the metal hardmask layer; etching the mandrel mask and the FX mask into the SOI layer using the etched metal hardmask layer as a mask.Type: ApplicationFiled: June 29, 2011Publication date: January 3, 2013Applicant: International Business Machines corporationInventors: JOHN C. ARNOLD, Sivananda K. Kanakasabapathy, Stefan Schmitz, Yunpeng Yin
-
Publication number: 20120326221Abstract: Methods of fabricating multi-tiered semiconductor devices are described, along with apparatus and systems that include them. In one such method, a first dielectric is formed, and a second dielectric is formed in contact with the first dielectric. A channel is formed through the first dielectric and the second dielectric with a first etch chemistry, a void is formed in the first dielectric with a second etch chemistry, and a device is formed at least partially in the void in the first dielectric. Additional embodiments are also described.Type: ApplicationFiled: June 21, 2011Publication date: December 27, 2012Inventor: Nishant Sinha
-
Publication number: 20120264306Abstract: The present invention provides a method of forming an opening on a semiconductor substrate. First, a substrate is provided. Then a dielectric layer and a cap layer are formed on the substrate. A ratio of a thickness of the dielectric layer and a thickness of the cap layer is substantially between 15 and 1.5. Next, a patterned boron nitride layer is formed on the cap layer. Lastly, an etching process is performed by using the patterned hard mask as a mask to etch the cap layer and the dielectric layer so as to form an opening in the cap layer and the dielectric layer.Type: ApplicationFiled: April 15, 2011Publication date: October 18, 2012Inventors: Chun-Yuan Wu, Chih-Chien Liu, Chin-Fu Lin, Po-Chun Chen
-
Patent number: 8236694Abstract: The present invention relates to a method for manufacturing an acceleration sensor. In the method, thin SOI-wafer structures are used, in which grooves are etched, the walls of which are oxidized. A thick layer of electrode material, covering all other material, is grown on top of the structures, after which the surface is ground and polished chemo-mechanically, thin release holes are etched in the structure, structural patterns are formed, and finally etching using a hydrofluoric acid solution is performed to release the structures intended to move and to open a capacitive gap.Type: GrantFiled: September 17, 2010Date of Patent: August 7, 2012Assignee: Valtion Teknillinen TutkimuskeskusInventors: Jyrki Kiihamäki, Hannu Kattelus
-
Publication number: 20110223765Abstract: A method of forming a passivation layer comprising silicon nitride on features of a substrate is described. In a first stage of the deposition method, a dielectric deposition gas, comprising a silicon-containing gas and a nitrogen-containing gas, is introduced into the process zone and energized to deposit a silicon nitride layer. In a second stage, a treatment gas, having a different composition than that of the dielectric deposition gas, is introduced into the process zone and energized to treat the silicon nitride layer. The first and second stages can be performed a plurality of times.Type: ApplicationFiled: March 15, 2010Publication date: September 15, 2011Applicant: APPLIED MATERIALS, INC.Inventors: Nagarajan RAJAGOPALAN, Xinhai HAN, Ryan YAMASE, Ji Ae PARK, Shamik PATEL, Thomas NOWAK, Zhengjiang "David" CUI, Mehul NAIK, Heung Lak PARK, Ran DING, Bok Hoen KIM
-
Patent number: 7902001Abstract: Provided is a sacrifice layer formed on a first substrate. A thin film laminated body is formed on the sacrifice layer. A separation groove exposing the sacrifice layer is formed to divide the thin film laminated body into at least one thin film device. The sacrifice layer is partially removed using a dry etching process. After the partial removal of the sacrifice layer, a remaining sacrifice layer region maintains the thin film device on the first substrate. A supporting structure is temporarily joined to the thin film device. The thin film device joined to the supporting structure is separated from the first substrate. Then, the remaining sacrifice layer is removed. The thin film device joined to the supporting structure is joined to a second substrate. Finally, the supporting structure is separated from the thin film device.Type: GrantFiled: June 5, 2009Date of Patent: March 8, 2011Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Sang Jin Kim, Yongsoo Oh, Hwan-Soo Lee
-
Patent number: 7851372Abstract: In one aspect, a composition is provided which is capable of removing an insulation material which includes at least one of a low-k material and a passivation material. The composition of this aspect includes about 5 to about 40 percent by weight of a fluorine compound, about 0.01 to about 20 percent by weight of a first oxidizing agent, about 10 to about 50 percent by weight of a second oxidizing agent, and a remaining water.Type: GrantFiled: October 2, 2006Date of Patent: December 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Min Kang, Kui-Jong Baek, Woong Hahn, Chun-Deuk Lee, Jung-Hun Lim, Young-Nam Kim, Hyun-Joon Kim
-
Patent number: 7718540Abstract: Differently-sized features of an integrated circuit are formed by etching a substrate using a mask which is formed by combining two separately formed patterns. Pitch multiplication is used to form the relatively small features of the first pattern and conventional photolithography used to form the relatively large features of the second pattern. Pitch multiplication is accomplished by patterning a photoresist and then etching that pattern into an amorphous carbon layer. Sidewall spacers are then formed on the sidewalls of the amorphous carbon. The amorphous carbon is removed, leaving behind the sidewall spacers, which define the first mask pattern. A bottom anti-reflective coating (BARC) is then deposited around the spacers to form a planar surface and a photoresist layer is formed over the BARC. The photoresist is next patterned by conventional photolithography to form the second pattern, which is then is transferred to the BARC.Type: GrantFiled: February 1, 2007Date of Patent: May 18, 2010Assignee: Round Rock Research, LLCInventors: Luan Tran, William T Rericha, John Lee, Ramakanth Alapati, Sheron Honarkhah, Shuang Meng, Puneet Sharma, Jingyi Bai, Zhiping Yin, Paul Morgan, Mirzafer K Abatchev, Gurtej S Sandhu, D. Mark Durcan
-
Patent number: 7659206Abstract: A method of treating a substrate comprises depositing silicon oxycarbide on the substrate and removing the silicon oxycarbide from the substrate. The silicon oxycarbide on the substrate is decarbonized by exposure to an energized oxygen-containing gas that heats the substrate and converts the layer of silicon oxycarbide into a layer of silicon oxide. The silicon oxide is removed by exposure to a plasma of fluorine-containing process gas. Alternatively, the remaining silicon oxide can be removed by a fluorine-containing acidic bath. In yet another version, a plasma of a fluorine-containing gas and an oxygen-containing gas is energized to remove the silicon oxycarbide from the substrate.Type: GrantFiled: February 21, 2006Date of Patent: February 9, 2010Assignee: Applied Materials, Inc.Inventors: Krishna Vepa, Yashraj Bhatnagar, Ronald Rayandayan, Venkata Balagani
-
Patent number: 7651950Abstract: In a method for forming a fine pattern of a semiconductor device, forming a spacer for double patterning of a cell region is performed separate from forming a mask pattern that defines a dummy pattern for a pad of a peripheral circuit region.Type: GrantFiled: June 30, 2008Date of Patent: January 26, 2010Assignee: Hynix Semiconductor Inc.Inventor: Keun Do Ban
-
Publication number: 20090317975Abstract: A method for forming an on-chip high frequency electro-static discharge device is described. In one embodiment, a wafer with a multi-metal level wiring is provided and a hermetically sealed gap is formed therein to provide electro-static discharge protection for an integrated circuit.Type: ApplicationFiled: June 23, 2008Publication date: December 24, 2009Inventors: Hanyi Ding, Kai D. Feng, Zhong-Xiang He, Xuefeng Liu, Anthony K. Stamper
-
Publication number: 20090170326Abstract: The present invention relates to a method of forming micro patterns of a semiconductor device. In the method according to an aspect of the present invention, first etch mask patterns having a second pitch, which is twice larger than a first pitch of target patterns, are formed in a column direction over a semiconductor substrate. An auxiliary film is formed over the semiconductor substrate including a surface of the first etch mask patterns. An etch mask film is formed over the semiconductor substrate including the auxiliary film. An etch process is performed in order to form second etch mask patterns having the second pitch in such a manner that the etch mask film, the auxiliary film, and the first etch mask patterns are isolated from one another in a row direction and the etch mask film remains between the first etch mask patterns. The auxiliary film between the first and second etch mask patterns is removed.Type: ApplicationFiled: June 5, 2008Publication date: July 2, 2009Applicant: Hynix Semiconductor Inc.Inventor: Woo Yung JUNG
-
Patent number: 7537708Abstract: The invention refers to a procedure for etching of materials at the surface by focussed electron beam induced chemical reactions at said surface. The invention is characterized in that in a vacuum atmosphere the material which is to be etched is irradiated with at least one beam of molecules, at least one beam of photons and at least one beam of electrons, whereby the irradiated material and the molecules of the beam of molecules are excited in a way that a chemical reaction predetermined by said material and said molecules composition takes place and forms a reaction product and said reaction product is removed from the material surface-irradiation and removal step.Type: GrantFiled: July 2, 2007Date of Patent: May 26, 2009Assignee: Nawotec GmbHInventors: Hans Wilfried Peter Koops, Klaus Edinger
-
Publication number: 20090108335Abstract: By forming two or more individual dielectric layers of high intrinsic stress levels with intermediate interlayer dielectric material, the limitations of respective deposition techniques, such as plasma enhanced chemical vapor deposition, may be respected while nevertheless providing an increased amount of stressed material above a transistor element, even for highly scaled semiconductor devices.Type: ApplicationFiled: April 24, 2008Publication date: April 30, 2009Inventors: Joerg Hohage, Michael Finken, Ralf Richter
-
Patent number: 7521275Abstract: A method and associated structure for forming a free-standing electrostatically-doped carbon nanotube device is described. The method includes providing a carbon nanotube on a substrate in such a way as to have a free-standing portion. One way of forming a free-standing portion of the carbon nanotube is to remove a portion of the substrate. Another described way of forming a free-standing portion of the carbon nanotube is to dispose a pair of metal electrodes on a first substrate portion, removing portions of the first substrate portion adjacent to the metal electrodes, and conformally disposing a second substrate portion on the first substrate portion to form a trench.Type: GrantFiled: April 3, 2007Date of Patent: April 21, 2009Assignee: General Electric CompanyInventor: Ji Ung Lee
-
Patent number: 7354863Abstract: An etch solution that comprises tetramethylammonium hydroxide (“TMAH”) and at least one organic solvent. The etch solution may be substantially free of water. The etch solution is formulated to selectively etch a silicon layer relative to other layers on an integrated circuit. The TMAH may be present in an amount ranging from approximately 1% by weight to approximately 10% by weight. The at least one organic solvent may be selected from the group consisting of isopropanol, butanol, hexanol, phenol, glycol, glycerol, ethylene glycol, propylene glycol, glycerin, and mixtures thereof. A method of selectively etching a silicon layer and a method of removing a heat-affected zone (“HAZ”) on an integrated circuit are also disclosed.Type: GrantFiled: March 19, 2004Date of Patent: April 8, 2008Assignee: Micron Technology, Inc.Inventors: Kyle K. Kirby, Kevin J. Torek
-
Patent number: 7260444Abstract: A real-time management method for manufacturing management and yield rate analysis integration. A plurality of yield rates relating to wafer products are summed and averaged for a historical yield rate. Multiple representational inline QC parameters are selected. A statistical process is implemented and, if no extreme value and collinear parameter exists and if analysis results satisfy normal distribution, multiple optimum inline QC parameters are selected from the representational inline QC parameters. Weights of each optimum inline QC parameter are calculated. A predicted yield rate is calculated according to the historical yield rate, weights, and a plurality of measurement and target values relating to the wafer products.Type: GrantFiled: September 19, 2005Date of Patent: August 21, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Chien-Chung Chen, Sheng-Jen Wang, Yu-Wen Ho
-
Patent number: 7253118Abstract: Differently-sized features of an integrated circuit are formed by etching a substrate using a mask which is formed by combining two separately formed patterns. Pitch multiplication is used to form the relatively small features of the first pattern and conventional photolithography used to form the relatively large features of the second pattern. Pitch multiplication is accomplished by patterning a photoresist and then etching that pattern into an amorphous carbon layer. Sidewall spacers are then formed on the sidewalls of the amorphous carbon. The amorphous carbon is removed, leaving behind the sidewall spacers, which define the first mask pattern. A bottom anti-reflective coating (BARC) is then deposited around the spacers to form a planar surface and a photoresist layer is formed over the BARC. The photoresist is next patterned by conventional photolithography to form the second pattern, which is then is transferred to the BARC.Type: GrantFiled: August 29, 2005Date of Patent: August 7, 2007Assignee: Micron Technology, Inc.Inventors: Luan Tran, William T. Rericha, John Lee, Raman Alapati, Sheron Honarkhah, Shuang Meng, Puneet Sharma, Jingyi (Jenny) Bai, Zhiping Yin, Paul Morgan, Mirzafer K. Abatchev, Gurtej S. Sandhu, D. Mark Durcan
-
Patent number: 7229928Abstract: A resist layer is deposited a resist layer on a first layer of a layered stack. The stack also includes a second layer below the first layer. The resist layer is processed with a lithographic method to achieve a first structured resist layer. At least a part of the first structured resist layer is trimmed to achieve a second structured resist layer having at least in parts a structure with a critical dimension smaller than obtainable by processing the resist with a lithographic method. The first layer is selectively removed from the second layer in the areas not covered by the second structured resist layer. The second layer is modified by implantation to become a layer with defined selectivity to the non-modified material. The remains of the first layer are removed. The non-modified structures of the second layer are removed to create a hardmask layer by the remaining layer. The layered stack is further structured with the hardmask layer.Type: GrantFiled: August 31, 2005Date of Patent: June 12, 2007Assignee: Infineon Technologies AGInventor: Ulrich Baier
-
Patent number: 7199012Abstract: A method for forming a trench in a semiconductor device is disclosed. An example method forms a pad oxide film and a silicon nitride film on a semiconductor substrate, selectively etches the silicon nitride film and the pad oxide film on a region to be formed with a trench, and implants oxygen ions into the semiconductor substrate in the region to be formed with the trench. The example method also forms an oxide in the semiconductor substrate by reacting the oxygen ions with the semiconductor substrate through a thermal diffusion of the oxygen ions, forms the trench by etching the semiconductor substrate and the oxide on the region to be formed with the trench using the silicon nitride film as a mask, forms a liner oxide film on an inner wall of the trench using a thermal diffusion process, and forms an insulation film on the liner oxide film such that the trench is filled.Type: GrantFiled: December 30, 2003Date of Patent: April 3, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Geon-Ook Park