Lateral Single Gate Single Channel Transistor With Inverted Structure, I.e., Channel Layer Is Formed After Gate (epo) Patents (Class 257/E21.414)
-
Patent number: 8399313Abstract: A gate electrode is formed by forming a first conductive layer containing aluminum as its main component over a substrate, forming a second conductive layer made from a material different from that used for forming the first conductive layer over the first conductive layer; and patterning the first conductive layer and the second conductive layer. Further, the first conductive layer includes one or more selected from carbon, chromium, tantalum, tungsten, molybdenum, titanium, silicon, and nickel. And the second conductive layer includes one or more selected from chromium, tantalum, tungsten, molybdenum, titanium, silicon, and nickel, or nitride of these materials.Type: GrantFiled: July 19, 2011Date of Patent: March 19, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kengo Akimoto, Hotaka Maruyama
-
Patent number: 8395155Abstract: Thin film transistors (TFTs) and methods of manufacturing the same. A TFT may include a floating channel on a surface of a channel and spaced apart from a source and a drain, and an insulating layer formed on the floating channel and designed to determine a distance between the floating channel and the source or the drain.Type: GrantFiled: January 26, 2011Date of Patent: March 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Eok-su Kim, Sang-yoon Lee, Myung-kwan Ryu, Kyung-bae Park
-
Patent number: 8389994Abstract: Provided is a polysilicon thin film transistor having a trench type bottom gate structure using copper and a method of making the same. The polysilicon thin film transistor includes: a transparent insulation substrate; a seed pattern that is formed in a pattern corresponding to that of a gate electrode on the transparent insulation substrate, and that is used to form the gate electrode; a trench type guide portion having a trench type contact window in which an upper portion of the seed pattern is exposed; the gate electrode that is formed by electrodepositing copper on a trench of the exposed seed pattern; a gate insulation film formed on the upper portions of the gate electrode and the trench type guide portion, respectively; and a polysilicon layer in which a channel region, a source region and a drain region are formed on the upper portion of the gate insulation film.Type: GrantFiled: July 14, 2011Date of Patent: March 5, 2013Inventor: Seung Ki Joo
-
Publication number: 20130050166Abstract: This disclosure provides systems, methods and apparatus for fabricating thin film transistor devices. In one aspect, a substrate including a silicon layer on the substrate surface is provided. A metal layer is formed on the silicon layer. A first dielectric layer is formed on the metal layer and exposed regions of the substrate surface. The metal layer and the silicon layer are treated, and the metal layer reacts with the silicon layer to form a silicide layer and a gap between the silicide layer and the dielectric layer. An amorphous silicon layer is formed on the first dielectric layer. The amorphous silicon layer is heated and cooled. The amorphous silicon layer overlying the substrate surface cools at a faster rate than the amorphous silicon layer overlying the gap.Type: ApplicationFiled: August 24, 2011Publication date: February 28, 2013Applicant: QUALCOMM MEMS TECHNOLOGIES, INC.Inventors: John Hyunchul HONG, Chong Uk LEE
-
Patent number: 8383472Abstract: Provided are an inverter, a method of manufacturing the inverter, and a logic circuit including the inverter. The inverter may include a first transistor and a second transistor having different channel layer structures. A channel layer of the first transistor may include a lower layer and an upper layer, and a channel layer of the second transistor may be the same as one of the lower layer and the upper layer. At least one of the lower layer and the upper layer may be an oxide layer. The inverter may be an enhancement/depletion (E/D) mode inverter or a complementary inverter.Type: GrantFiled: May 24, 2011Date of Patent: February 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Huaxiang Yin, I-hun Song, Chang-jung Kim, Sang-wook Kim, Sun-il Kim
-
Publication number: 20130043479Abstract: A thin film transistor substrate includes a substrate, a gate electrode on the substrate, an active layer on or below the gate electrode (the active layer at least partially overlapping the gate electrode) including a first active region and a second active region, the first active region and the second active region facing each other and extending beyond the gate electrode, a source electrode electrically connected to the first active region and a drain electrode electrically connected to the second active region, wherein the active layer includes a recess region which is at least partially recessed from a surface of the active layer facing the gate electrode, and the recess region includes a portion extending between the first active region and the second active region.Type: ApplicationFiled: December 16, 2011Publication date: February 21, 2013Inventors: Tae-Jin KIM, Sang-Jae Yeo, Dae-Sung Choi
-
Patent number: 8377766Abstract: A photo-mask includes a first opaque pattern, a second opaque pattern, a transparent single slit, and a translucent pattern. The transparent single slit is disposed between the first opaque pattern and the second opaque pattern, and the width of the transparent single slit is substantially between 1.5 micrometers and 2.5 micrometers. The translucent pattern is connected to the first opaque pattern and the second opaque pattern.Type: GrantFiled: March 3, 2010Date of Patent: February 19, 2013Assignee: AU Optronics Corp.Inventors: Chia-Ming Chang, Hsiang-Chih Hsiao
-
Publication number: 20130032784Abstract: A thin film transistor having a channel region including a nanoconductor layer. The nanoconductor layer can be a dispersed monolayer of nanotubes or nanowires formed of carbon. The thin film transistor generally includes a gate terminal insulated by a dielectric layer. The nanoconductor layer is placed on the dielectric layer and a layer of semiconductor material is developed over the nanoconductor layer to form the channel region of the thin film transistor. A drain terminal and a source terminal are then formed on the semiconductor layer. At low field effect levels, the operation of the thin film transistor is dominated by the semiconductor layer, which provides good leakage current performance. At high field effect levels, the charge transfer characteristics of the channel region are enhanced by the nanoconductor layer such that the effective mobility of the thin film transistor is enhanced.Type: ApplicationFiled: August 1, 2012Publication date: February 7, 2013Applicant: Ignis Innovation Inc.Inventors: Gholamreza Chaji, Maryam Moradi
-
Patent number: 8368078Abstract: A thin film transistor array substrate is disclosed. The thin film transistor array substrate includes: gate lines and data lines formed to cross each other in the center of a gate insulation film on a substrate and to define pixel regions; a thin film transistor formed at each intersection of the gate and data lines; a passivation film formed on the thin film transistors; a pixel electrode formed on each of the pixel regions and connected to the thin film transistor through the passivation film; a gate pad connected to each of the gate lines through a gate linker; and a data pad connected to each of the data lines through a data linker. The data pad is formed of a gate pattern, and the data line is formed of a data pattern. The data linker is configured to connect the data pad formed of the gate pattern with the data line formed of the data pattern using a connection wiring.Type: GrantFiled: December 2, 2009Date of Patent: February 5, 2013Assignee: LG Display Co., Ltd.Inventors: Chung Wan Oh, Jae Chang Kwon, Yu Ri Shim, Chang Yeop Shin, Dong Eok Kim
-
Patent number: 8361821Abstract: In one aspect of this invention, a pixel structure includes a scan line formed on a substrate and a data line formed over the substrate defining a pixel area, a switch formed inside the pixel area on the substrate, a shielding electrode having a first portion and a second portion extending from the first portion, and formed over the scan line, the data line and the switch, where the first portion is overlapped with the switch and the second portion is overlapped with the data line, and a pixel electrode having a first portion and a second portion extending from the first portion, and formed over the shielding electrode in the pixel area, where the first portion is overlapped with the first portion of the shielding electrode so as to define a storage capacitor therebetween and the second portion has no overlapping with the second portion of the shielding electrode.Type: GrantFiled: April 10, 2012Date of Patent: January 29, 2013Assignee: AU Optronics CorporationInventors: Hsiang-Lin Lin, Ching-Huan Lin, Chih-Hung Shih, Wei-Ming Huang
-
Publication number: 20130020567Abstract: A thin film transistor may include a passivation layer formed of a metal-containing conductive material. The thin film transistor includes: a gate electrode; a gate insulating layer positioned on the gate electrode; a channel layer positioned on the gate insulating layer; a source electrode and a drain electrode which are in contact with the channel layer while being spaced apart from each other; and a passivation layer including a metal-containing conductive material and positioned on the channel layer while being spaced apart from each of the source electrode and the drain electrode. The passivation layer serves to prevent transmission of light, oxygen, water and/or impurities into the channel layer and to improve the electrical characteristics of the thin film transistor.Type: ApplicationFiled: December 7, 2011Publication date: January 24, 2013Applicant: KOREA INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Sang Yeol LEE, Eugene CHONG
-
Patent number: 8357554Abstract: A display substrate having a low resistance signal line and a method of manufacturing the display substrate are provided. The display substrate includes an insulation substrate, a gate line, a data line and a pixel electrode. The gate line gate line is formed through a sub-trench and an opening portion. The sub-trench is formed in the insulation substrate and the opening portion is formed through a planarization layer on the insulation substrate at a position corresponding to the position of the sub-trench. The data line crosses the gate line. The pixel electrode is electrically connected to the gate line and the data line through a switching element. Thus, a signal line is formed through a trench formed by using a planarization layer and an insulation substrate, so that a resistance of the signal line may be reduced.Type: GrantFiled: June 9, 2011Date of Patent: January 22, 2013Assignee: Samsung Display Co., Ltd.Inventors: Wang-Woo Lee, Hong-Sick Park
-
Patent number: 8357937Abstract: A liquid crystal display (LCD) includes: a first substrate divided into a pixel part and first and second pad parts; a gate electrode and a gate line formed at the pixel part of the first substrate; an active pattern formed as an island on the gate electrode and having a width smaller than the gate electrode; an insulation film formed on the first substrate and having first and second contact holes exposing source and drain regions of the active pattern, respectively; source and drain electrodes formed at the pixel part of the first substrate and electrically connected with the source and drain regions of the active pattern via the first and second contact holes; a data line formed at the pixel part of the first substrate and crossing the gate line to define a pixel region; an etch stopper positioned between the source and drain electrodes and formed as an insulation film; a pixel electrode electrically connected with the drain electrode; and a second substrate attached with the first substrate in a facing maType: GrantFiled: December 18, 2007Date of Patent: January 22, 2013Assignee: LG Display Co., Ltd.Inventors: Dong-Yung Kim, Chang-Bin Lee
-
Patent number: 8350268Abstract: A thin film transistor substrate including a thin film transistor having a drain electrode with an electrode portion, which overlaps with a semiconductor layer, and an extended portion, which extends from the electrode portion and has a portion overlapping with a storage electrode or storage electrode line. A passivation layer is arranged on the drain electrode, and it has a contact hole that partially exposes the extended portion of the drain electrode without exposing a step in the extended portion caused by the storage electrode or storage electrode line. A pixel electrode is arranged on the passivation layer and is electrically connected with the extended portion of the drain electrode through the contact hole.Type: GrantFiled: March 8, 2011Date of Patent: January 8, 2013Assignee: Samsung Display Co., Ltd.Inventors: Hyuk-Jin Kim, Kyung-wook Kim
-
Patent number: 8350261Abstract: The object is to suppress deterioration in electrical characteristics in a semiconductor device comprising a transistor including an oxide semiconductor layer. In a transistor in which a channel layer is formed using an oxide semiconductor, a p-type silicon layer is provided in contact with a surface of the oxide semiconductor layer. Further, the p-type silicon layer is provided in contact with at least a region of the oxide semiconductor layer, in which a channel is formed, and a source electrode layer and a drain electrode layer are provided in contact with regions of the oxide semiconductor layer, over which the p-type silicon layer is not provided.Type: GrantFiled: February 4, 2010Date of Patent: January 8, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichiro Sakata, Hiromichi Godo, Takashi Shimazu
-
Patent number: 8349672Abstract: The thin film transistor manufacturing apparatus comprises a surface modification layer forming means, which forms a surface modification layer on a substrate, an illuminating part, which irradiates light that includes ultraviolet rays, a mask, on which the patterns of the source electrode and the drain electrode are drawn, a projection optical system, which illuminates a mask using light from the illuminating part and projects the pattern of the mask to the substrate as a pattern image, and a coating part, which coats a fluid electrode material to a region in which the surface modification layer has been modified by projection of the pattern image in order to form the source electrode and the drain electrode.Type: GrantFiled: December 27, 2010Date of Patent: January 8, 2013Assignee: Nikon CorporationInventors: Kei Nara, Tomohide Hamada
-
Publication number: 20130001572Abstract: A thin-film transistor used for a display device includes a gate electrode formed on an insulating substrate; a gate insulating film formed on the substrate so as to cover the gate electrode; a semiconductor layer composed of first semiconductor layer and second semiconductor layer formed on the gate insulating film; an ohmic contact layer formed on the semiconductor layer; and a source electrode and a drain electrode formed on the ohmic contact layer so as to be spaced from each other. The transistor further includes an etching stopper made of spin-on glass (SOG) on a channel-forming region of the semiconductor layer.Type: ApplicationFiled: September 14, 2012Publication date: January 3, 2013Applicant: Panasonic CorporationInventors: Eiichi SATOH, Genshirou Kawachi, Takahiro Kawashima
-
Patent number: 8343817Abstract: To provide a method by which a semiconductor device including a thin film transistor with excellent electric characteristics and high reliability is manufactured with a small number of steps. After a channel protective layer is formed over an oxide semiconductor film containing In, Ga, and Zn, a film having n-type conductivity and a conductive film are formed, and a resist mask is formed over the conductive film. The conductive film, the film having n-type conductivity, and the oxide semiconductor film containing In, Ga, and Zn are etched using the channel protective layer and gate insulating films as etching stoppers with the resist mask, so that source and drain electrode layers, a buffer layer, and a semiconductor layer are formed.Type: GrantFiled: August 5, 2009Date of Patent: January 1, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Kengo Akimoto, Yasuo Nakamura
-
Patent number: 8344379Abstract: A plurality of wires and electrodes are formed by forming a first conductive film, selectively forming a resist over the first conductive film, forming a second conductive film over the first conductive film and the resist, removing the second conductive film formed over the resist by removing the resist, forming a third conductive film so as to cover the second conductive film formed over the first conductive film, and selectively etching the first conductive film and the third conductive film. Thus, wires using a low resistance material can be formed in a large-sized panel, and thus, a problem of signal delay can be solved.Type: GrantFiled: September 24, 2009Date of Patent: January 1, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Saishi Fujikawa, Kunio Hosoya
-
Patent number: 8343822Abstract: A method for manufacturing a flexible semiconductor device includes (i) forming an insulating film on the upper surface of metal foil, (ii) forming an extraction electrode pattern on the upper surface of the metal foil, (iii) forming a semiconductor layer on the insulating film such that the semiconductor layer is in contact with the extraction electrode pattern, (iv) forming a sealing resin layer on the upper surface of the metal foil such that the sealing resin layer covers the semiconductor layer and the extraction electrode pattern, and (v) forming electrodes by etching the metal foil, the metal foil being used as a support for the insulating film, the extraction electrode pattern, the semiconductor layer, and the sealing resin layer formed in (i) to (iv) and used as a constituent material for the electrodes in (v). The metal foil need not be stripped, and a high-temperature process can be used.Type: GrantFiled: July 30, 2009Date of Patent: January 1, 2013Assignee: Panasonic CorporationInventors: Koichi Hirano, Seiichi Nakatani, Tatsuo Ogawa, Takashi Ichiryu, Takeshi Suzuki
-
Patent number: 8338240Abstract: To provide a method for manufacturing a transistor which has little variation in characteristics and favorable electric characteristics. A gate insulating film is formed over a gate electrode; a semiconductor layer including a microcrystalline semiconductor is formed over the gate insulating film; an impurity semiconductor layer is formed over the semiconductor layer; a mask is formed over the impurity semiconductor layer, and then the semiconductor layer and the impurity semiconductor layer are etched with use of the mask to form a semiconductor stacked body; the mask is removed and then the semiconductor stacked body is exposed to plasma generated in an atmosphere containing a rare gas to form a barrier region on a side surface of the semiconductor stacked body; and a wiring over the impurity semiconductor layer of the semiconductor stacked body is formed.Type: GrantFiled: September 20, 2011Date of Patent: December 25, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Toriumi, Shinobu Furukawa
-
Publication number: 20120322213Abstract: A liquid crystal display device includes a substrate having a display region and a non-display region. In the display region, the gate line and a data line cross to define a pixel region and a thin film transistor is disposed at the crossing portion of the gate and data lines. The thin film transistor includes a gate electrode and source and drain electrodes. A peripheral line having a plurality of openings is disposed in the non-display region. The openings are slits, rectangles, circles, or triangles. The openings relieve plasma during dry-etching of the peripheral line. A pixel electrode is connected to the drain electrode in the pixel region.Type: ApplicationFiled: August 22, 2012Publication date: December 20, 2012Applicant: LG Display Co., Ltd.Inventor: Deok-Won Lee
-
Publication number: 20120315731Abstract: A thin film transistor array panel is provided, which includes a plurality of gate line, a plurality of common electrodes, a gate insulating layer covering the gate lines and the common electrodes, a plurality of semiconductor layers formed on the gate insulating layer, a plurality of data lines including a plurality of source electrodes and formed on the semiconductor layer, a plurality of drain electrodes formed on the semiconductor layer, and a plurality of pixel electrodes overlapping the common electrodes and connected to the drain electrodes. Because the common electrodes are made of ITON, IZON, or a-ITON, or a double layer of ITO/ITON, IZO/IZON, or a-a-ITO/a-ITON, when H2 or SiH4 are injected to form a silicon nitride (SiNX) layer on the common electrodes, the opaque metal Sn or Zn is not produced on the surfaces of the common electrode.Type: ApplicationFiled: June 14, 2012Publication date: December 13, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Je-Hun LEE, Sung-Jin KIM, Hee-Joon KIM, Chang-Oh JEONG
-
Publication number: 20120305910Abstract: A hybrid thin film transistor includes a first thin film transistor and a second thin film transistor. The first thin film transistor includes a first gate, a first source, a first drain and a first semiconductor layer disposed between the first gate, the first source and the first drain, and the first semiconductor layer includes a crystallized silicon layer. The second thin film transistor includes a second gate, a second source, a second drain and a second semiconductor layer disposed between the second gate, the second source and the second drain, and the second semiconductor layer includes a metal oxide semiconductor layer.Type: ApplicationFiled: September 15, 2011Publication date: December 6, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Hsiu-Chun Hsieh, Yi-Wei Chen, Ta-Wei Chiu, Chung-Tao Chen
-
Publication number: 20120309140Abstract: A crystalline silicon thin film is formed by irradiating a silicon thin film with a laser beam. The laser beam is a continuous wave laser beam. An intensity distribution of the laser beam in a first region about a center of the intensity distribution is symmetric on an anterior side and a posterior side of the center. The intensity distribution in a second region about the center is asymmetric on the anterior side and the posterior side. The first region is from the maximum intensity of the laser beam at the center to an intensity half of the maximum intensity. The second region is at most equal to the half of the maximum intensity of the laser beam. In the second region, an integral intensity value on the posterior side is larger than on the anterior side.Type: ApplicationFiled: April 19, 2012Publication date: December 6, 2012Applicant: PANASONIC CORPORATIONInventors: Tomohiko ODA, Takahiro KAWASHIMA
-
Patent number: 8324033Abstract: A TFT array substrate and a manufacturing method thereof, where the TFT array substrate includes a substrate; a gate line and a gate electrode integrated therewith, which are covered by a gate insulating layer, a semiconductor layer, and a ohmic contact layer sequentially. An insulating layer is formed on the resulting substrate and on both sides of the gate line and the gate electrode, the gate insulating layer, the semiconductor layer, and the ohmic contact layer. A trench is then formed in the ohmic contact layer to divide the ohmic contact layer over the semiconductor layer. A data line and first and second source/drain electrodes are then formed on the insulating layer and the ohmic contact layer.Type: GrantFiled: December 18, 2007Date of Patent: December 4, 2012Assignee: Beijing BOE Optoelectronics Technology Co., Ltd.Inventors: Zhangtao Wang, Haijun Qiu, Tae Yup Min, Seung Moo Rim
-
Patent number: 8324623Abstract: A semiconductor chip comprising a capacitor capable of effectively controlling the voltage drop of an LSI is provided. A semiconductor substrate is provided with an element electrode having at least its surface constituted of an aluminum electrode. The surface of the aluminum electrode is roughened. An oxide film is provided on the aluminum electrode. A conductive film is provided on the oxide film. The aluminum electrode, oxide film and conductive film form a capacitor.Type: GrantFiled: April 5, 2011Date of Patent: December 4, 2012Assignee: Panasonic CorporationInventors: Koichi Hirano, Tetsuyoshi Ogura, Seiichi Nakatani
-
Patent number: 8318551Abstract: A gate electrode layer over a substrate; a gate insulating layer over the gate electrode layer; a first source electrode layer and a first drain electrode layer over the gate insulating layer; an oxide semiconductor layer over the gate insulating layer; and a second source electrode layer and a second drain electrode layer over the oxide semiconductor layer. A first part, a second part, and a third part of a bottom surface are in contact with the first source electrode layer, the first drain electrode layer, and the gate insulating layer respectively. A first part and a second part of the top surface are in contact with the second source electrode layer and the second drain electrode layer respectively. The first source electrode layer and the first drain electrode layer are electrically connected to the second source electrode layer and the second drain electrode layer respectively.Type: GrantFiled: November 30, 2009Date of Patent: November 27, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kengo Akimoto, Toshinari Sasaki
-
Patent number: 8318521Abstract: A top emission organic light emitting display and a method of manufacturing the same. The organic light emitting display includes a substrate, a plurality of thin film transistors (TFT) on the substrate, a plurality of first electrodes coupled to the plurality of TFTs, auxiliary electrodes having a mesh structure defining areas where the plurality of first electrodes are located, a pixel defining layer on a substantially entire area of the substrate and patterned to expose the first electrodes and the auxiliary electrodes, an organic light emission layer on the substantially entire area of the substrate including the exposed first electrodes and auxiliary electrodes, and second electrodes on the organic light emission layer. Steps are formed at lower parts of the auxiliary electrodes, and the second electrodes are coupled to the auxiliary electrodes through contact regions in which the auxiliary electrodes are exposed due to the steps.Type: GrantFiled: April 27, 2012Date of Patent: November 27, 2012Assignee: Samsung Display Co., Ltd.Inventors: Hyun-Chol Bang, Mi-Sook Suh
-
Publication number: 20120295407Abstract: A thin film transistor (TFT) and a method of manufacturing the same are provided, the TFT including a gate insulating layer on a gate. A channel may be formed on a portion of the gate insulating layer corresponding to the gate. A metal material may be formed on a surface of the channel. The metal material crystallizes the channel. A source and a drain may contact side surfaces of the channel.Type: ApplicationFiled: August 1, 2012Publication date: November 22, 2012Inventors: Byung-wook YOO, Sang-yoon LEE, Myung-kwan RYU, Tae-sang KIM, Jang-yeon KWON, Kyung-bae PARK, Kyung-seok SON, Ji-sim JUNG
-
Publication number: 20120289005Abstract: A thin film transistor having low off-state current and excellent electrical characteristics can be manufactured. In an inverted staggered thin film transistor including a semiconductor film in which at least a microcrystalline semiconductor region and an amorphous semiconductor region are stacked, a conductive film and an etching protective film are stacked over the semiconductor film; a mask is formed over the etching protective film; first etching treatment in which the etching protective film, the conductive film, and the amorphous semiconductor region are partly etched is performed; then, the mask is removed. Next, second etching treatment in which the exposed amorphous semiconductor region and the microcrystalline semiconductor region are partly dry-etched is performed using the etched etching protective film as a mask so that the microcrystalline semiconductor region is partly exposed to form a back channel region.Type: ApplicationFiled: May 8, 2012Publication date: November 15, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Tetsuhiro TANAKA, Shinya SASAGAWA
-
Publication number: 20120286279Abstract: A thin film transistor device includes a first conductivity type thin film transistor and a second conductivity type thin film transistor. The first conductivity type thin film transistor includes a first patterned doped layer, a first gate electrode, a first source electrode, a first drain electrode and a first semiconductor pattern. The second conductivity type thin film transistor includes a second patterned doped layer, a second gate electrode, a second source electrode, a second drain electrode and a second semiconductor pattern. The first semiconductor pattern and the second semiconductor pattern form a patterned semiconductor layer. The first patterned doped layer is disposed under the first semiconductor pattern, and the second patterned doped layer is disposed on the second semiconductor pattern.Type: ApplicationFiled: December 7, 2011Publication date: November 15, 2012Inventors: Wei-Lun Hsu, Chia-Chun Kao, Shou-Peng Weng
-
Patent number: 8309966Abstract: A gate driver on array of a display includes a substrate having a peripheral region, and a gate driver on array structure formed in the peripheral region. The gate driver on array structure includes a pull-down transistor, and the pull-down transistor has a gate electrode, an insulating layer, a semiconductor island, a source electrode, and a drain electrode. The semiconductor island extends out of both edges of the gate electrode, and extends out of an edge of the source electrode and an edge of the drain electrode.Type: GrantFiled: October 6, 2010Date of Patent: November 13, 2012Assignee: AU Optronics Corp.Inventors: Tung-Chang Tsai, Lee-Hsun Chang, Ming-Chang Shih, Jing-Ru Chen, Kuei-Sheng Tseng
-
Patent number: 8309965Abstract: Provided is a display device including a thin-film transistor and a capacitor element, the thin-film transistor includes: a first insulating film (IN1) which is formed to cover an area where a gate electrode (GT) is formed; a second insulating film (IN2) which is formed on the first insulating film, the second insulating film having an opening (OP) formed in the area in plan view; a semiconductor layer (SCLt) which is formed on the second insulating film to cross the opening, the semiconductor layer including high concentration areas (CN); a third insulating film (IN3) which is formed on the semiconductor layer to expose apart of each of the high concentration areas; and a pair of electrodes (DT, ST) each having electrical connection to the part; and the capacitor element includes a dielectric film which is formed of the same layer and the same material as the third insulating film.Type: GrantFiled: July 28, 2010Date of Patent: November 13, 2012Assignees: Hitachi Displays, Ltd., Panasonic Liquid Crystal Display Co., Ltd.Inventor: Yoshiaki Toyota
-
Publication number: 20120280229Abstract: There is provided a method for manufacturing a flexible semiconductor device. The method of the present invention comprises the steps of: (A) providing a metal foil; (B) forming an insulating layer on the metal foil, the insulating layer having a portion serving as a gate insulating film; (C) forming a supporting substrate on the insulating layer; (D) etching away a part of the metal foil to form a source electrode and a drain electrode therefrom; (E) forming a semiconductor layer in a clearance portion located between the source electrode and the drain electrode by making use of the source and drain electrodes as a bank member; and (F) forming a resin film layer over the insulating layer such that the resin film layer covers the semiconductor layer, the source electrode and the drain electrode. In the step (F), a part of the resin film layer interfits with the clearance portion located between the source and drain electrodes.Type: ApplicationFiled: April 22, 2011Publication date: November 8, 2012Inventors: Takeshi Suzuki, Koichi Hirano
-
Patent number: 8299467Abstract: A thin film transistor is provided with a high crystallized region in a channel formation region and a high resistance region between a source and a drain, and thus has a high electric effect mobility and a large on current. The thin film transistor includes an “impurity which suppresses generation of crystal nuclei” contained in the base layer or located on its surface, a first wiring layer over a base layer, an impurity semiconductor layer over the first wiring, a semiconductor layer over the impurity semiconductor layer, the semiconductor layer comprises a crystalline region and a region containing an amorphous phase which is formed adjacent to the base layer.Type: GrantFiled: December 23, 2010Date of Patent: October 30, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Ryu Komatsu, Takafumi Mizoguchi
-
Patent number: 8298877Abstract: An array substrate including: a gate electrode and a gate insulation layer disposed on a base substrate, the gate insulation layer having a first thickness in a first region and a second thickness in a second region, the first thickness being greater than the second thickness; a semiconductor pattern disposed on the gate insulation layer in the first region, an end portion of the semiconductor pattern having a stepped portion with respect to the gate insulation layer; an ohmic contact pattern disposed on the semiconductor pattern, an end portion of the ohmic contact pattern opposite to a channel portion being aligned with the end portion of the semiconductor pattern; and source and drain electrodes disposed on the ohmic contact pattern, the source and drain electrodes spaced apart from each other and including first and second thin-film transistor patterns.Type: GrantFiled: May 11, 2010Date of Patent: October 30, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Shin-Il Choi, Sang-Gab Kim, Yu-Gwang Jeong, Hong-Kee Chin
-
Publication number: 20120267628Abstract: In a liquid crystal display (LCD) device having a thin film transistor (TFT), the TFT includes a source electrode, a drain electrode and a semiconductor layer. At least one of the source electrode and drain electrode includes a first layer including copper and a second layer forming an oxide layer and covering the first layer. The semiconductor layer has a substantially linear current-voltage relationship with said source electrode or drain electrode including said first and second layers, when a voltage is applied between the semiconductor layer and said source electrode or drain electrode.Type: ApplicationFiled: April 23, 2012Publication date: October 25, 2012Inventors: Junichi Koike, Hideaki Kawakami
-
Publication number: 20120264260Abstract: A TFT array substrate includes a substrate, at least one gate line and gate electrode, a gate insulating layer, and at least one channel component, source electrode, drain electrode and data line. The gate line and gate electrode are disposed on the substrate, wherein both of the gate line and gate electrode have first and second conductive layers, the first conductive layer is formed on the substrate, the first conductive layer contains molybdenum nitride , the second conductive layer is formed on the first conductive layer, and the second conductive layer contains copper. The gate insulating layer is disposed on the gate line, gate electrode and the substrate. The channel component is disposed on the gate insulating layer. The source electrode and drain electrode are disposed on the channel component, and data line is disposed on the gate insulating layer.Type: ApplicationFiled: June 20, 2012Publication date: October 18, 2012Applicant: HANNSTAR DISPLAY CORP.Inventors: Hsien Tang HU, Chien Chih HSIAO, Chih Hung TSAI
-
Patent number: 8288771Abstract: A thin film transistor array panel is provided, which includes a substrate, a plurality of gate line formed on the substrate, a plurality of common electrodes having a transparent conductive layer on the substrate, a gate insulating layer covering the gate lines and the common electrodes, a plurality of semiconductor layers formed on the gate insulating layer, a plurality of data lines including a plurality of source electrodes and formed on the semiconductor layer and the gate insulating layer, a plurality of drain electrodes formed on the semiconductor layer and the gate insulating layer, and a plurality of pixel electrodes overlapping the common electrodes and connected to the drain electrodes.Type: GrantFiled: August 5, 2011Date of Patent: October 16, 2012Assignee: Samsung Electonics Co., Ltd.Inventors: Je-Hun Lee, Sung-Jin Kim, Hee-Joon Kim, Chang-Oh Jeong
-
Patent number: 8283218Abstract: A production method of a semiconductor element having a channel includes forming a resist pattern film on a thin film formed on a substrate, and pattering the thin film by etching. The production method also includes forming a second resist pattern film by applying a fluid resist material inside a channel groove after channel etching or inside a resist groove formed above a channel region before channel etching. The production method may also include forming a gate electrode, a gate insulating film, a semiconductor film, and a conductive film on an insulating substrate. The method may include applying the fluid resist material inside the channel groove, thereby forming the second resist pattern film, and patterning the semiconductor film using at least the second resist pattern film.Type: GrantFiled: November 1, 2010Date of Patent: October 9, 2012Assignee: Sharp Kabushiki KaishaInventors: Yuichi Saito, Takeshi Hara
-
Patent number: 8278162Abstract: A formation of a gate electrode provided over an oxide semiconductor layer of a thin film transistor is performed together with a patterning of the oxide semiconductor layer.Type: GrantFiled: April 27, 2010Date of Patent: October 2, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kengo Akimoto, Daisuke Kawae
-
Publication number: 20120242624Abstract: An object of the present invention is to provide a thin film transistor fabricating method including a simplified step of forming contact holes. This method involves previously removing a gate insulating film (115) on a gate electrode (110) which is not covered with a channel layer (120) in a TFT (100). Hence, an insulating film formed on the gate electrode (110) which is not covered with the channel layer (120) becomes equal in thickness to an insulating film formed on a source region (120a) and a drain region (120b). Therefore, a contact hole (155) reaching a surface of the gate electrode (110) can be formed simultaneously with a contact hole (135a) reaching a surface of the source region (120a) and a contact hole (135b) reaching a surface of the drain region (120b).Type: ApplicationFiled: July 21, 2010Publication date: September 27, 2012Applicant: SHARP KABUSHIKI KAISHAInventors: Kazuhide Tomiyasu, Hidehito Kitakado, Tadayoshi Miyamoto
-
Patent number: 8273612Abstract: In a display panel and a method of manufacturing the display panel, a gate line, a data line, and source and drain electrodes including a same material as the data line are formed on a substrate constituting the display panel, and the data line includes an aluminum based alloy containing sufficient nickel to inhibit corrosion during dry etching. The corrosion resistance of the AlNi-containing alloy helps prevent corrosion of the data line, the source electrode, and the drain electrode during selective dry etching that shapes these lines and electrodes.Type: GrantFiled: December 29, 2010Date of Patent: September 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Seok Oh, Yang-Ho Bae, Pil-Sang Yun, Byeong-Beom Kim, Seung-Ha Choi, Sang-Gab Kim, Chang-Ho Jeong, Shin-Il Choi, Hong-Kee Chin, Yu-Gwang Jeong, Dong-Ju Yang
-
Publication number: 20120211758Abstract: A thin-film transistor device manufacturing method of forming a crystalline silicon film of stable crystallinity using a laser of a wavelength in a visible region is provided. The thin-film transistor device manufacturing method forms a plurality of gate electrodes above a substrate. A gate insulation layer is formed on the plurality of gate electrodes. An amorphous silicon layer is formed on the gate insulation layer. The amorphous silicon layer is crystallized using predetermined laser light to produce a crystalline silicon layer. A source electrode and a drain electrode are formed on the crystalline silicon layer in a region that corresponds to each of the plurality of gate electrodes. A film thickness of the gate insulation layer and a film thickness of the amorphous silicon layer satisfy predetermined conditional expressions.Type: ApplicationFiled: April 23, 2012Publication date: August 23, 2012Applicant: PANASONIC CORPORATIONInventor: Yuta SUGAWARA
-
Patent number: 8241972Abstract: A method for making a flexible semiconductor device includes the following steps. A rigid substrate is provided. A flexible substrate is provided, and placed on the rigid substrate. A semiconductor device is directly formed on the flexible substrate using a semiconductor process. After the rigid substrate is removed, the flexible semiconductor device is formed.Type: GrantFiled: May 17, 2010Date of Patent: August 14, 2012Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Xue-Shen Wang, Qun-Qing Li
-
Patent number: 8242504Abstract: An oxide semiconductor and a thin film transistor (TFT) including the same. The oxide semiconductor may be obtained by adding hafnium (Hf) to gallium-indium-zinc oxide (GIZO) and may be used as a channel material of the TFT.Type: GrantFiled: May 28, 2009Date of Patent: August 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Changjung Kim, Sangwook Kim, Sunil Kim
-
Publication number: 20120199838Abstract: A manufacturing method of a thin film transistor array panel includes: simultaneously forming a gate conductor and a first electrode on a substrate, using a non-peroxide-based etchant; forming a gate insulating layer on the gate conductor and the first electrode; forming a semiconductor, a source electrode, and a drain electrode on the gate insulating layer; forming a passivation layer on the semiconductor, the source electrode, and the drain electrode; and forming a second electrode layer on the passivation layer.Type: ApplicationFiled: December 2, 2011Publication date: August 9, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong Min PARK, Dong-Won WOO, Je Hyeong PARK, Sang Gab KIM, Jung-Soo LEE, Ji-Hyun KIM
-
Publication number: 20120190157Abstract: A mask includes: a substrate that includes a central area and a peripheral area disposed around the central area; and lenses disposed in rows and columns, in the central area and the peripheral area. The lenses of opposing sides of the peripheral area may be disposed in different rows or columns. For a given amount of input light, the lenses of the peripheral area may focus less light on a substrate than the lenses of the central area. The mask may be disposed over the substrate in different positions, and then the substrate may be irradiated through the mask, while the mask is in each of the positions. The peripheral portion of the mask may be disposed over the same area of the substrate, while the mask is in different ones of the positions.Type: ApplicationFiled: June 22, 2011Publication date: July 26, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Soo-Wan YOON, Yeong-Keun KWON, Chong-Chul CHAI
-
Publication number: 20120187407Abstract: Disclosed are a thin film transistor and a method of manufacturing the thin film transistor. An electrode layer of the thin film transistor includes a seed layer formed of a transparent conductive material doped with indium gallium zinc oxide (IGZO) and a main layer formed of a transparent conductive material. The thin film transistor includes a substrate, a gate electrode on the substrate, a gate insulation film on the substrate to cover the gate electrode, a semiconductor layer disposed on the gate insulation film in a region corresponding to the gate electrode, an electrode layer having a double layer structure and disposed on the gate insulation film in a manner such that a topside portion of the semiconductor layer is exposed through the electrode layer, and a passivation layer on the gate insulation film to cover the semiconductor layer and the electrode layer.Type: ApplicationFiled: February 10, 2011Publication date: July 26, 2012Applicant: SNU R&DB FOUNDATIONInventors: Sung Hwan Choi, Min Koo Han