Concurrent Filling Of Plurality Of Trenches Having Different Trench Shape Or Dimension, E.g., Rectangular And V-shaped Trenches, Wide And Narrow Trenches, Shallow And Deep Trenches (epo) Patents (Class 257/E21.548)
-
Patent number: 7811895Abstract: A stacked capacitor in a memory cell has a bottom electrode made of a metal or metal compound, a capacitor insulation film and a top electrode made of a metal or a metal compound. The capacitor insulation film includes an aluminum oxide film having a thickness of 2 to 4 nm and in contact with the bottom electrode, and an overlying hafnium oxide film having a thickness of 3 to 6 nm. The stacked capacitor has a higher resistance against a biased temperature test.Type: GrantFiled: May 12, 2009Date of Patent: October 12, 2010Assignee: Elpida Memory, Inc.Inventor: Shinpei Iijima
-
Patent number: 7811935Abstract: A dielectric liner is formed in first and second trenches respectively in first and second portions of a substrate. A layer of material is formed overlying the dielectric liner so as to substantially concurrently substantially fill the first trench and partially fill the second trench. The layer of material is removed substantially concurrently from the first and second trenches to expose substantially all of the dielectric liner within the second trench and to form a plug of the material in the one or more first trenches. A second layer of dielectric material is formed substantially concurrently on the plug in the first trench and on the exposed portion of the dielectric liner in the second trench. The second layer of dielectric material substantially fills a portion of the first trench above the plug and the second trench.Type: GrantFiled: March 7, 2006Date of Patent: October 12, 2010Assignee: Micron Technology, Inc.Inventor: Sukesh Sandhu
-
Patent number: 7795073Abstract: Manufacturing a wafer level stack package includes the steps of back-grinding a lower surface of a wafer including a plurality of first semiconductor chips. A support member is attached to a lower surface of the back-grinded wafer. One or more second semiconductor chips are stacked on the respective first semiconductor chips of the back-grinded wafer. First through-electrodes are formed to electrically connect the stacked first semiconductor chips and second semiconductor chips. Third semiconductor chips are attached to uppermost ones of the stacked second semiconductor chips, and the third semiconductor chips have second through-electrodes which are electrically connected to the first through-electrodes and re-distribution lines which are connected to the second through-electrodes. Outside connection terminals are attached to the re-distribution lines of the third semiconductor chips.Type: GrantFiled: December 30, 2008Date of Patent: September 14, 2010Assignee: Hynix Semiconductor Inc.Inventors: Kwon Whan Han, Chang Jun Park, Seong Cheol Kim, Sung Min Kim, Hyeong Seok Choi, Ha Na Lee
-
Patent number: 7785983Abstract: A method for forming a semiconductor device includes providing a semiconductor substrate having a first region and a second region. The first region has one or more first elements and the second region has one or more second elements. The first elements are different from the second elements. A tile location and a first tile surface area for a tile feature on the semiconductor device is defined. An active semiconductor layer is formed over both the first region and the second region of the semiconductor substrate. A first trench is formed in the active semiconductor layer at the tile location using a negative tone mask. The first trench has a first depth and forms at least a portion of the tile feature. A second trench is formed in the active semiconductor layer using a positive tone mask. The second trench has a second depth different than the first depth.Type: GrantFiled: March 7, 2007Date of Patent: August 31, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Omar Zia, Ruiqi Tian
-
Patent number: 7781293Abstract: A method of fabricating a semiconductor device includes etching a silicon oxide film, a silicon nitride film, a polycrystalline silicone film, and a gate insulating film in a predetermined pattern including a first opening width corresponding to a first trench and a second opening width corresponding to a second trench, the second opening width being larger than the first opening width, and etching the semiconductor substrate to simultaneously form the first and second trenches so that a first depth of the first trench is equal to a second depth of the second trench, and a first angle between a first side surface and a first bottom surface of the first trench is smaller than a second angle between a second side surface and a second bottom surface of the second trench, and the first trench includes a curved portion at an upper portion of the first side surface.Type: GrantFiled: December 14, 2006Date of Patent: August 24, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Takanori Matsumoto
-
Patent number: 7772069Abstract: A method of forming a semiconductor device is provided. A plurality of first guide patterns are formed on a substrate. A mask layer is conformally formed on the substrate. Second guide patterns are formed in empty regions on respective sides of the first guide patterns. The mask layer is planarized and the first and second guide patterns are removed. The mask layer is etched by an anisotropic etching process.Type: GrantFiled: March 7, 2008Date of Patent: August 10, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Yong Park, Sung-Hyun Kwon, Jae-Hwang Sim, Keon-Soo Kim, Jae-Kwan Park
-
Publication number: 20100197109Abstract: Provided is a method of forming an isolation structure of a semiconductor device capable of minimizing the number of performing a patterning process and having trenches of various depths. The method includes partially etching the semiconductor substrate using a first patterning process to form first trenches and second trenches having a first depth. The semiconductor substrate has first to third regions. The first trenches are formed in the first region, and the second trenched are formed in the second region. The semiconductor substrate is partially etched using a second patterning process, so that third trenches are formed in the third region, and fourth trenches are formed in the second region. The fourth trenches extend from bottoms of the second trenches. The third trenches have a second depth, and the fourth trenches have a third depth. An isolation layer filling the first to fourth trenches is formed.Type: ApplicationFiled: December 16, 2009Publication date: August 5, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: YONG-SIK JEONG, JEONG-UK HAN, WEON-HO PARK, BYUNG-SUP SHIM
-
Patent number: 7759763Abstract: A semiconductor device which, in spite of the existence of a dummy active region, eliminates the need for a larger chip area and improves the surface flatness of the semiconductor substrate. In the process of manufacturing it, a thick gate insulating film for a high voltage MISFET is formed over an n-type buried layer as an active region and a resistance element IR of an internal circuit is formed over the gate insulating film. Since the thick gate insulating film lies between the n-type buried layer and the resistance element IR, the coupling capacitance produced between the substrate (n-type buried layer) and the resistance element IR is reduced.Type: GrantFiled: May 6, 2008Date of Patent: July 20, 2010Assignee: Renesas Technology Corp.Inventors: Keiichi Yoshizumi, Kazuhisa Higuchi, Takayuki Nakaji, Masami Koketsu, Hideki Yasuoka
-
Publication number: 20100173470Abstract: In a method of forming a silicon oxide layer, a spin-on-glass (SOG) layer may be formed on an object including a recess using an SOG composition. The SOG layer may be pre-baked and then cured by contacting with at least one material selected from the group consisting of water, a basic material and an oxidant, under a pressure of from about 1.5 atm to about 100 atm. The cured SOG layer may be baked.Type: ApplicationFiled: January 8, 2010Publication date: July 8, 2010Inventors: Mong-Sup Lee, In-Seak Hwang, Keum-Joo Lee, Jin-Hye Bae, Bo-Wo Choi, Seung-Jae Lee
-
Publication number: 20100144116Abstract: In a SOI process, a high lateral voltage isolation structure is formed by providing at least two concentric dielectric filled trenches, removing the semiconductor material between the dielectric filled trenches and filling the resultant gap with dielectric material to define a single wide dielectric filled trench.Type: ApplicationFiled: December 8, 2008Publication date: June 10, 2010Inventors: Peter J. Hopper, William French, Kyuwoon Hwang
-
Patent number: 7732287Abstract: A method of forming a body-tie. The method includes forming the body-tie during an STI scheme of an SOI process. During the STI scheme, a first trench is formed. The first trench stops before a buried oxide layer of the SOI substrate. The first trench may determine a height of body tie that is shared between at least two FETs. A second trench may also be formed within the first trench. The second trench stops in the SOI substrate. The second trench defines the location and shape of a body-tie. Once the location and shape of the body-tie are defined, an oxide is deposited above the body-tie. The deposited oxide prevents certain implants from entering the body tie. By preventing these implants, a source and a drain implant may be self-aligned to the source and drain areas without requiring the use of the photoresist mask to shield the body tie regions from the source and drain implant.Type: GrantFiled: May 2, 2006Date of Patent: June 8, 2010Assignee: Honeywell International Inc.Inventors: Paul S. Fechner, Gordon A. Shaw, Eric E. Vogt
-
Publication number: 20100123211Abstract: A semiconductor device having high aspect ratio isolation trenches and a method for manufacturing the same is presented. The semiconductor device includes a semiconductor substrate, a first insulation layer, and a second insulation layer. The semiconductor substrate has a second trench that is wider than a first trench. The first insulation layer is partially formed within the wider second trench in which the first insulation layer when formed clogs the opening of the narrower first trench. A cleaning of the first insulation layer unclogs the opening of the narrower first trench in which a second insulation layer can then be formed within both the first and second trenches.Type: ApplicationFiled: June 30, 2009Publication date: May 20, 2010Inventor: Tai Ho KIM
-
Patent number: 7718483Abstract: In a method for manufacturing a non-volatile semiconductor device according to this invention, steps are provided for forming a plurality of first semiconductor portions over a substrate; selectively growing a plurality of second semiconductor portions in contacting with said plurality of first semiconductor portions respectively; partially removing said plurality of second semiconductor portions to prepare a plurality of floating gates with substantially flat surfaces; forming an insulating layer over said plurality of floating gates; and forming a control gate over said insulating layer.Type: GrantFiled: April 7, 2006Date of Patent: May 18, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Ichiro Mizushima, Hajime Nagano, Yoshio Ozawa, Hisataka Meguro, Takashi Suzuki
-
Publication number: 20100105188Abstract: Semiconductor device has a substrate (50), a buried layer (55), an active area extending from a surface contact to the buried layer, an insulator (130) in a first trench extending towards the buried layer, to isolate the active area, and a second insulator (130) in a second deep trench and extending through the buried layer to isolate the buried layer and the active area from other pails of the substrate. This double trench can help reduce the area needed for the electrical isolation between the active device and the other devices. Such reduction in area can enable greater integration or more cells in a multi cell super-MOS device, and so improve performance parameters such as Ron. The double trench can be manufactured using a first mask to etch both trenches at the same time, and subsequently using a second mask to etch the second deep trench deeper.Type: ApplicationFiled: January 4, 2010Publication date: April 29, 2010Inventors: Peter MOENS, Marnix Tack, Sylvie Boonen, Paul Colson
-
Patent number: 7704853Abstract: A method eliminates effects of defects on wafers caused by cavities adjacent to the surface of a semiconductor (e.g., silicon) wafer. A first insulating layer is applied to the surface of the semiconductor wafer and into the cavities adjacent to the surface. The applied first insulating layer is covered with a sacrificial layer. A selective back-etching of the sacrificial layer is carried out, such that the cavities adjacent to the surface remain filled with the sacrificial layer. A second insulating layer is applied directly to the first insulating layer and, in a subsequent method step, a conducting layer is applied to the second insulating layer.Type: GrantFiled: March 24, 2006Date of Patent: April 27, 2010Assignee: Infineon Technologies AGInventors: Martin Kerber, Nikolaos Hatzopoulos
-
Patent number: 7696057Abstract: A method for aligning a first set of features of a fabrication level of an integrated circuit chip to an electron beam alignment target including a high atomic weight layer formed in a substrate and forming the first set of features using electron beam lithography and for aligning a second set of features of the same fabrication level of the integrated circuit chip to an optical alignment target formed in the substrate and forming the second set of features using photolithography, the optical alignment target itself is aligned to the electron beam alignment target. Also a method of forming and a structure of the electron beam alignment target.Type: GrantFiled: January 2, 2007Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: David Michael Fried, John Michael Hergenrother, Sharee Jane McNab, Michael J. Rooks, Anna Topol
-
Patent number: 7683455Abstract: An active region on a semiconductor substrate is electrically isolated by trench isolation. A structure of the trench isolation is constituted of: a trench; a silicon oxide film formed on the inner wall of trench; an oxidation preventive film formed between silicon oxide film and semiconductor substrate; and a filling oxide film filling trench. Gate oxide film is formed by oxidation having a high capability by which radicals of at least one kind of hydrogen radicals and oxygen radicals are generated. Thereby, gate oxide film is formed so as to have a almost uniform thickness such that a thickness of a region directly above oxidation preventive film and a thickness of a region directly below gate electrode are almost the same is each other. According to the above procedure, there are obtained a semiconductor device having good transistor characteristics and a fabrication process therefor.Type: GrantFiled: February 16, 2007Date of Patent: March 23, 2010Assignee: Renesas Technology Corp.Inventor: Masao Inoue
-
Patent number: 7678663Abstract: A method of manufacturing a non-volatile semiconductor memory device including previously forming a recess in a first peripheral region on a semiconductor substrate, forming a first gate insulator having a first thickness in the recess, forming a second gate insulator having a second thickness less than the first thickness in an array region and a second peripheral region on the semiconductor substrate, successively depositing first and second gate electrode films and first and second mask insulators on each of the first and second gate insulators, forming an isolation trench on a surface of the semiconductor substrate to correspond to each position between the array region and the first and second regions of the peripheral region, depositing a buried insulator on the entire surface, and polishing an upper surface of the buried insulator so that the upper surface can be planarized.Type: GrantFiled: May 16, 2007Date of Patent: March 16, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Eiji Kamiya
-
Patent number: 7674685Abstract: Disclosed are methods for fabricating semiconductor devices incorporating a composite trench isolation structure comprising a first oxide pattern, a SOG pattern and a second oxide pattern wherein the oxide patterns enclose the SOG pattern. The methods include the deposition of a first oxide layer and a SOG layer to fill recessed trench regions formed in the substrate. The first oxide layer and the SOG layer are then subjected to a planarization sequence including a CMP process followed by an etchback process to form a composite structure having a substantially flat upper surface that exposes both the oxide and the SOG material. The second oxide layer is then applied and subjected to a similar CMP/etchback sequence to obtain a composite structure having an upper surface that is recessed relative to a plane defined by the surfaces of adjacent active regions.Type: GrantFiled: January 18, 2007Date of Patent: March 9, 2010Assignee: Samsung Electronics Co, Ltd.Inventors: Jong-Wan Choi, Ju-Seon Goo, Hong-Gun Kim, Yong-Soon Choi, Sung-Tae Kim, Eun-Kyung Baek
-
Publication number: 20100052061Abstract: A semiconductor device includes a plurality of first MOS transistors has a first gate electrode formed on a first gate insulating film provided on a semiconductor substrate, a plurality of second MOS transistors has a second gate electrode formed on a second gate insulating film which is provided on the substrate and which is smaller in thickness than the first gate insulating film. A first element isolation region has a first region and a second region, a bottom surface of the second region is deeper than that of the first region by the difference of thickness between the first gate insulating film and the second gate insulating film, and a bottom surface of the first region is equal in a bottom surface of a second element isolation region.Type: ApplicationFiled: June 15, 2009Publication date: March 4, 2010Inventors: Masato ENDO, Kanae UCHIDA
-
Publication number: 20100038746Abstract: A method for an isolation structure is provided. First, a substrate with a shallow trench isolation is provided. Second, a patterned mask is formed on the substrate. Then, the substrate is etched using the patterned mask to respectively form a first deep trench and a second deep trench as well as a first undercut and a second undercut on opposite sides of the shallow trench isolation. Later, the first deep trench and the second deep trench are partially filled with Si. Afterwards, the first deep trench and the second deep trench are filled with an isolation material to form the isolation structure.Type: ApplicationFiled: August 12, 2008Publication date: February 18, 2010Inventor: Yi-Nan Su
-
Patent number: 7659159Abstract: In a method of fabricating a flash memory device, a semiconductor substrate includes a tunnel insulating layer and a charge storage layer formed in an active region and a trench formed in an isolation region. A first insulating layer is formed to fill a part of the trench. A second insulating layer is formed on the first insulating layer so that the trench is filled. The first and second insulating layers are removed such that the first and second insulating layers remain on sidewalls of the charge storage layer and on a part of the trench. A third insulating layer is formed on the first and second insulating layers so that a space defined by the charge storage layer is filled. The third insulating layer is removed so that a height of the third insulating layer is lowered.Type: GrantFiled: May 24, 2007Date of Patent: February 9, 2010Assignee: Hynix Semiconductor Inc.Inventor: Sung Hoon Lee
-
Patent number: 7651922Abstract: A method for fabricating a semiconductor device, includes forming a silicon nitride film on a base body, forming a silicon film on said silicon nitride film, forming at least one groove extending from said silicon film to inside of said base body, forming by high-density plasma-enhanced chemical vapor deposition a silicon-containing dielectric film in said groove and on said silicon film in such a way that a silicon-rich layer is formed at a height position spaced apart from said base body within said groove, said silicon-rich layer being higher in silicon content than remaining silicon-containing dielectric film, removing by etching a portion of said silicon-containing dielectric film above said silicon film and a portion of said remaining silicon-containing dielectric film above said silicon-rich layer, if any, and after having removed said silicon-containing dielectric film, removing by etching said silicon-rich layer and said silicon film.Type: GrantFiled: November 30, 2007Date of Patent: January 26, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Taketo Matsuda
-
Patent number: 7651933Abstract: A method of fabricating a semiconductor device includes providing a semiconductor substrate in which a gate insulating layer and a pad layer are formed in an active region. A first trench is formed in an isolation region of the substrate. A passivation film is formed to cover the pad layer and fill the first trench. A second trench is formed by patterning the pad layer and removing an exposed semiconductor substrate, the second trench being formed within the first trench. An ion implantation process is performed on the semiconductor substrate exposed through the second trench.Type: GrantFiled: December 5, 2007Date of Patent: January 26, 2010Assignee: Hynix Semiconductor Inc.Inventor: Guee-Hwang Sim
-
Patent number: 7648921Abstract: A method of forming a dielectric layer is provided. A first dielectric layer is formed on a substrate having metal layers formed thereon. The first dielectric layer includes overhangs in the spaces between two neighboring metal layers and voids under the overhangs. The first dielectric layer is partially removed to cut off the overhangs and expose the voids and therefore openings are formed. A second dielectric layer is formed on the dielectric layer to fill up the opening.Type: GrantFiled: September 22, 2006Date of Patent: January 19, 2010Assignee: MACRONIX International Co., Ltd.Inventors: Hsu-Sheng Yu, Shing-Ann Lo, Ta-Hung Yang
-
Patent number: 7642191Abstract: A method of forming a semiconductor structure is provided. The method includes providing a substrate and forming a mask layer on the substrate, Next, dielectric isolations are formed in the mask layer and the substrate, wherein the dielectric isolations extend above the substrate. Then, the mask layer is removed to expose a portion of the substrate, and a dielectric layer is formed on the exposed portion of the substrate. Subsequently, a first conductive layer is formed on the dielectric layer, and a portion of the dielectric isolation is removed, wherein a top surface of the remaining dielectric isolation is lower than a top surface of the first conductive layer. Moreover, a conformal layer is formed over the substrate, and a second conductive layer is formed on the conformal layer.Type: GrantFiled: January 24, 2008Date of Patent: January 5, 2010Assignee: Nanya Technology Corp.Inventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7638853Abstract: A solid state imaging device includes: an imaging region formed in an upper part of a substrate made of silicon to have a photoelectric conversion portion, a charge accumulation region of the photoelectric conversion portion being of a first conductivity type; a device isolation region formed in at least a part of the substrate to surround the photoelectric conversion portion; and a MOS transistor formed on a part of the imaging region electrically isolated from the photoelectric conversion region by the device isolation region. The width of the device isolation region is smaller in its lower part than in its upper part, and the solid state imaging device further includes a dark current suppression region surrounding the device isolation region and being of a second conductivity type opposite to the first conductivity type.Type: GrantFiled: July 17, 2007Date of Patent: December 29, 2009Assignee: Panasonic CorporationInventors: Mitsuyoshi Mori, Takumi Yamaguchi, Toru Okino
-
Patent number: 7635646Abstract: A method for fabricating a semiconductor device, includes forming a first dielectric film above a substrate, forming an opening in the first dielectric film, forming a catalytic characteristic film using at least one of a metal having catalytic characteristics and a conductive oxide having catalytic characteristics as its material on sidewalls and at a bottom of the opening, depositing a conductive material film using a conductive material in the opening in which the catalytic characteristic film is formed on the sidewalls and at the bottom, removing the catalytic characteristic film formed on the sidewalls of the opening, and forming a second dielectric film above the first dielectric film and the conductive material film after the removing.Type: GrantFiled: May 29, 2008Date of Patent: December 22, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Seiichi Omoto, Hisashi Kaneko, Masahiko Hasunuma
-
Publication number: 20090302413Abstract: A semiconductor device includes: a semiconductor substrate having a low voltage (LV) region and a high voltage (HV) region; a pad oxide film pattern and a pad nitride film pattern which are formed over the semiconductor substrate. Further, the semiconductor device includes a shallow trench isolation (STI) formed in the LV region and a STI in the HV region, with a step generated therebetween by ions with which the HV region on the semiconductor substrate is doped when an etching process is carried out using the pad oxide film pattern and pad nitride film pattern as a mask.Type: ApplicationFiled: June 1, 2009Publication date: December 10, 2009Inventor: Dong-Woo Kang
-
Patent number: 7625805Abstract: Trenches are formed in an SOI wafer to isolate low-voltage and high-voltage elements in the wafer. The isolation trenches are formed with trench coverings that do not protrude above the trenches. Vertical in-trench and horizontal out-of-trench isolation layers are formed and the trenches are then filled to above the planar surface formed by the isolating layers. The filling is planarized and a portion of the filling located in the trench interior is removed. A portion of the isolation layers are then removed and a portion of the filling is removed so that the filler and the isolation layers in the trenches are at about the same level. A covering layer is then deposited. The covering layer extends above the surface of the wafer and into the trenches down to the filler and the isolation layers. The covering layer is additionally planarized to about the top of the trenches.Type: GrantFiled: January 31, 2005Date of Patent: December 1, 2009Assignee: X-FAB Semiconductor Foundries AGInventors: Ralf Lerner, Uwe Eckoldt
-
Patent number: 7622369Abstract: A method of forming device isolation regions on a trench-formed silicon substrate and removing residual carbon therefrom includes providing a flowable, insulative material constituted by silicon, carbon, nitrogen, hydrogen, oxygen or any combination of two or more thereof; forming a thin insulative layer, by using the flowable, insulative material, in a trench located on a semiconductor substrate wherein the flowable, insulative material forms a conformal coating in a silicon and nitrogen rich condition whereas in a carbon rich condition, the flowable, insulative material vertically grows from the bottom of the trenches; and removing the residual carbon deposits from the flowable, insulative material by multi-step curing, such as O2 thermal annealing, ozone UV curing followed by N2 thermal annealing.Type: GrantFiled: May 30, 2008Date of Patent: November 24, 2009Assignee: ASM Japan K.K.Inventors: Woo Jin Lee, Atsuki Fukazawa, Nobuo Matsuki
-
Patent number: 7622360Abstract: A method of forming a device isolation region in a semiconductor device is capable of completely removing an oxide layer for trench formation in a central region of the semiconductor device without forming a moat in an edge region. The method begins with forming a sacrificial oxide and sacrificial nitride layer over a semiconductor substrate. Trenches are etched in the nitride layer, the oxide layer and the substrate in the central and edge regions, respectively. The trenches are filled with an oxide layer. The oxide layer is then polished until the sacrificial nitride layer formed in the edge region is exposed, to form a first device isolation region filling a first trench and a second device isolation region pattern filling a second trench and covering the second region. A photoresist pattern is formed over the first device isolation region and the second device isolation region pattern.Type: GrantFiled: December 15, 2006Date of Patent: November 24, 2009Assignee: Dongbu HiTek Co., Ltd.Inventor: Keun Soo Park
-
Patent number: 7618876Abstract: A method of manufacturing a semiconductor device comprises forming a trench in a semiconductor substrate, forming a first insulating film having a first recessed portion in the trench, forming a coating film so as to fill the first recessed portion therewith, transforming the coating film into a second insulating film, planarizing the second insulating film to expose the first insulating film and the second insulating film, removing at least the second insulating film from the first recessed portion to moderate an aspect ratio for the first recessed portion formed in the trench, thereby forming a second recessed portion therein, and forming a third insulating film on a surface of the semiconductor substrate so as to fill the second recessed portion therewith.Type: GrantFiled: September 16, 2005Date of Patent: November 17, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Osamu Arisumi, Masahiro Kiyotoshi, Katsuhiko Hieda, Yoshitaka Tsunashima
-
Patent number: 7615493Abstract: A method for forming an alignment mark comprises forming an etch stop film and an interlayer insulating film over a semiconductor substrate including a cell region and a scribe region, etching a predetermined region of the interlayer insulating film and the etch stop film to form a storage node region in the cell region and an alignment mark region in the scribe region, forming a layer for storage node over an entire surface of the resultant including the storage node region in the cell region and the alignment mark region in the scribe region, etching the layer for storage node until the interlayer insulting film is exposed, and removing the interlayer insulating film to form a capacitor in the cell region and an alignment mark in the scribe region.Type: GrantFiled: July 5, 2006Date of Patent: November 10, 2009Assignee: Hynix Semiconductor Inc.Inventor: Seok Kyun Kim
-
Publication number: 20090256233Abstract: An isolation structure in a memory device and a method for fabricating the isolation structure. In the method, a first trench is formed in a cell region of a semiconductor substrate and a second trench in a peripheral region of the semiconductor substrate. A liner layer comprising a silicon nitride layer is formed on the first and second trenches. A spin on dielectric (SOD) layer comprising polysilazane is formed on the liner layer so as to fill the first and second trenches. A portion of the SOD layer filling the second trench is removed. A portion of the silicon nitride layer, which is disposed on the second trench and is exposed after the removing of the portion of the SOD layer, is oxidized using oxygen plasma and heat generated from the plasma. A high density plasma (HDP) oxide layer is formed to fill the second trench.Type: ApplicationFiled: June 30, 2008Publication date: October 15, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Byung Soo Eun
-
Patent number: 7598575Abstract: The attenuation of an RF signal on a metal trace in a semiconductor die is substantially reduced by utilizing a number of RF blocking structures that lie on the surface of the substrate directly below the metal trace that carries the RF signal. The RF blocking structures include an isolation ring, and one or more doped regions that are formed inside the isolation ring.Type: GrantFiled: September 12, 2007Date of Patent: October 6, 2009Assignee: National Semiconductor CorporationInventors: Jeffrey A. Babcock, Yongseon Koh
-
Patent number: 7575968Abstract: A semiconductor process and apparatus provide a high performance CMOS devices (108, 109) with hybrid or dual substrates by etching a deposited oxide layer (62) using inverse slope isolation techniques to form tapered isolation regions (76) and expose underlying semiconductor layers (41, 42) in a bulk wafer structure prior to epitaxially growing the first and second substrates (84, 82) having different surface orientations that may be planarized with a single CMP process. By forming first gate electrodes (104) over a first substrate (84) that is formed by epitaxially growing (100) silicon and forming second gate electrodes (103) over a second substrate (82) that is formed by epitaxially growing (110) silicon, a high performance CMOS device is obtained which includes high-k metal PMOS gate electrodes having improved hole mobility.Type: GrantFiled: April 30, 2007Date of Patent: August 18, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Mariam G. Sadaka, Debby Eades, Joe Mogab, Bich-Yen Nguyen, Melissa O. Zavala, Gregory S. Spencer
-
Patent number: 7563720Abstract: A wafer for use in a MEMS device having two doped layers surrounding an undoped layer of silicon is described. By providing two doped layers around an undoped core, the stress in the lattice structure of the silicon is reduced as compared to a solidly doped layer. Thus, problems associated with warping and bowing are reduced. The wafer may have a pattered oxide layer to pattern the deep reactive ion etch. A first deep reactive ion etch creates trenches in the layers. The walls of the trenches are doped with boron atoms. A second deep reactive ion etch removes the bottom walls of the trenches. The wafer is separated from the silicon substrate and bonded to at least one glass wafer.Type: GrantFiled: July 23, 2007Date of Patent: July 21, 2009Assignee: Honeywell International Inc.Inventor: James F. Detry
-
Patent number: 7550361Abstract: A method for aligning a first set of features of a fabrication level of an integrated circuit chip to an electron beam alignment target formed in a substrate and forming the first set of features using electron beam lithography and for aligning a second set of features of the same fabrication level of the integrated circuit chip to an optical alignment target formed in the substrate and forming the second set of features using photolithography, the optical alignment target itself is aligned to the electron beam alignment target. Also a method of forming and a structure of the electron beam alignment target.Type: GrantFiled: January 2, 2007Date of Patent: June 23, 2009Assignee: International Business Machines CorporationInventors: David Michael Fried, John Michael Hergenrother, Sharee Jane McNab, Michael J. Rooks, Anna Topol
-
Publication number: 20090155978Abstract: In some embodiments, a memory integrated circuit has different shallow trench isolation structures in the memory circuitry of the memory integrated circuit and the control circuitry of the memory integrated circuit. The isolation dielectric fills the trenches of the shallow trench isolation structures to different degrees. In some embodiments, a memory integrated circuit has memory circuitry with shallow trench isolation structures and intermediate regions. The memory circuitry supports a channel between neighboring nonvolatile memory devices supporting multiple current components with different orientations. In some embodiments, recessed shallow trench isolation structures are formed.Type: ApplicationFiled: February 25, 2009Publication date: June 18, 2009Applicant: Macronix International Co., Ltd.Inventors: Chih Chieh Yeh, Wen Jer Tsai
-
Patent number: 7541298Abstract: A method for filling silicon oxide materials into a trench includes providing a substrate having a plurality of trenches, performing a first deposition process to form a first silicon oxide layer in the trenches, and performing a second deposition process to form a second silicon oxide layer in the trenches. The reactant gas of the first deposition process has a first O3/TEOS flow ratio larger than a second O3/TEOS flow ratio of the reactant gas of the second deposition process.Type: GrantFiled: January 10, 2007Date of Patent: June 2, 2009Assignee: United Microelectronics Corp.Inventors: Shao-Ta Hsu, Neng-Kuo Chen, Teng-Chun Tsai
-
Patent number: 7538009Abstract: A method for fabricating an STI gap fill oxide layer in a semiconductor device is provided. The method can include: forming a shallow trench for forming an STI on a semiconductor substrate; forming an STI liner oxide layer in the shallow trench for the STI; depositing an APCVD oxide layer at an upper portion of the STI liner oxide layer for an oxide layer gap fill in the shallow trench of the STI; d) performing a densifying annealing process to densify the APCVD oxide layer; and depositing an HDP-CVD oxide layer at an upper portion of the APCVD oxide layer so that the STI shallow trench is completely gap-filled.Type: GrantFiled: December 27, 2006Date of Patent: May 26, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Sung Rae Kim
-
Patent number: 7521333Abstract: A device isolation structure of semiconductor device includes a semiconductor substrate having a cell region, a low voltage region and a high voltage region defined therein. A cell trench isolation region is disposed in the cell region. A low voltage trench isolation region is disposed in the low voltage region and extends deeper into the substrate than the cell trench isolation region. A first high voltage trench isolation region is disposed in the high voltage region and extends deeper into the substrate than the low voltage trench isolation region. A second high voltage trench isolation region is disposed in the high voltage region and extends deeper into the substrate than the low voltage trench isolation region but shallower than the first high voltage trench isolation region.Type: GrantFiled: February 28, 2006Date of Patent: April 21, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Young Choi, Jung-Min Son
-
Patent number: 7501322Abstract: A semiconductor memory device includes a semiconductor substrate having a trench therein. First and second gate patterns are formed on a surface of the substrate adjacent the trench, a respective one of which is on a respective opposing side of the trench. A split source/drain region is formed in the substrate between the first gate pattern and the second gate pattern such that the split source/drain region is divided by the trench. The split source/drain region includes a first source/drain subregion between the first gate pattern and the trench and a second source/drain subregion between the second gate pattern and the trench and spaced apart from the first source/drain subregion. A connecting region is formed in the substrate that extends around the trench from the first source/drain subregion to the second source/drain subregion. Related methods are also discussed.Type: GrantFiled: November 10, 2006Date of Patent: March 10, 2009Assignee: Sungwoo Electronics Co., Ltd.Inventors: Sung-Hoi Hur, Jung-Dal Choi
-
Patent number: 7501326Abstract: A method for forming an isolation layer of a semiconductor device using a shallow trench isolation method is provided. The method includes: vertically etching a region of an insulating layer and a part of a semiconductor substrate corresponding thereto to form a trench; depositing an oxide layer on an entire surface of the semiconductor substrate to fill the trench; plasma-sputtering at least a surface part of the oxide layer; and removing the oxide layer using chemical mechanical polishing (CMP) so that the oxide layer remains only in the trench. The method may remove sharp parts of the oxide layer and reduce or prevent the occurrence of scratches during the CMP process.Type: GrantFiled: December 19, 2006Date of Patent: March 10, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Jong Taek Hwang
-
Publication number: 20090020847Abstract: A semiconductor device having a trench isolation region and methods of fabricating the same are provided. The method includes forming a first trench region in a substrate, and a second trench region having a larger width than the first trench region in the substrate. A lower material layer may fill the first and second trench regions. The lower material layer may be etched by a first etching process to form a first preliminary lower material layer pattern remaining in the first trench region and form a second preliminary lower material layer pattern that remains in the second trench region. An upper surface of the second preliminary lower material layer pattern may be at a different height than the first preliminary lower material layer pattern. The first and second preliminary lower material layer patterns may be etched by a second etching process to form first and second lower material layer patterns having top surfaces at substantially the same height.Type: ApplicationFiled: July 11, 2008Publication date: January 22, 2009Inventors: Kyung-Mun Byun, Ju-Seon Goo, Sang-Ho Rha, Eun-Kyung Baek, Jong-Wan Choi
-
Patent number: 7456067Abstract: A method of performing an STI gapfill process for semiconductor devices is provided. In a specific embodiment of the invention, the method includes forming an stop layer overlying a substrate. In addition, the method includes forming a trench within the substrate, with the trench having sidewalls, a bottom, and a depth. The method additionally includes forming a liner within the trench, the liner lining the sidewalls and bottom of the trench. Furthermore, the method includes filling the trench to a first depth with a first oxide. The first oxide is filled using a spin-on process. The method also includes performing a first densification process on the first oxide within the trench. In addition, the method includes depositing a second oxide within the trench using an HDP process to fill at least the entirety of the trench. The method also includes performing a second densification process on the first and second oxides within the trench.Type: GrantFiled: October 6, 2006Date of Patent: November 25, 2008Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Ting Cheong Ang
-
Patent number: 7456102Abstract: Disclosed is a procedure for bottom-up fill of electroless copper film in sub-micron integrated circuit features. By repeatedly placing an integrated circuit wafer in an electroless bath, a transient period of time of accelerated growth in the feature is repeated to achieve many small layers of deposition, each of which is thicker near the base of the feature. The net result is filing of the feature from the bottom-up fill without formation of voids. The electroless bath employed to form the continuous electroless copper film may include a reducing agent, a complexing agent, a source of copper ions, a pH adjuster, and optionally one or more surfactants and/or stabilizers.Type: GrantFiled: October 11, 2005Date of Patent: November 25, 2008Assignee: Novellus Systems, Inc.Inventors: Seshasayee Varadarajan, Jian Zhou
-
Patent number: 7439604Abstract: A semiconductor device includes a dual gate dielectric layer that increases a performance of a semiconductor device. The semiconductor device includes a first dielectric layer having a predetermined thickness on a semiconductor substrate. The first dielectric layer is formed on a first region. The semiconductor device also includes a second dielectric layer having a dielectric constant higher than that of the first dielectric layer. The second dielectric layer is formed on both the first region and a second region.Type: GrantFiled: December 27, 2006Date of Patent: October 21, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Hee Cho, Ji-Young Kim
-
Patent number: 7420259Abstract: A first insulation film, a first conductor film, and a cap are sequentially formed on a semiconductor substrate. The first insulation film, the first conductor film, and the cap, and the substrate are etched in the same pattern. A second insulation film is placed in that etched pattern. The cap is removed. A second conductor film is formed on the side face of the second insulation film.Type: GrantFiled: March 14, 2006Date of Patent: September 2, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Seiichi Mori, Mitsuhiro Noguchi